Applying Dynamic Reconfiguration for Fault Tolerance in Fine-Grained Logic Arrays

This paper presents the realization of a fault tolerance technique for a dynamically reconfigurable array of programmable cells. The three parts of the technique, fault detection, fault reconfiguration, and fault recovery, are implemented completely in hardware and form a self-contained system. Each of the parts can be exchanged by an alternative implementation without affecting the remaining parts too much, thus making the concept adaptable to different reconfigurable circuits. A hardware realization for the core mechanism is discussed and a prototypical design of a field-programmable gate array implementing the complete system is described. The technological development towards nanoscale feature sizes and the growing influence of deep-submicrometer effects will result in an inherent unreliability of the individual components of future circuit implementations and a higher vulnerability towards external influences. The technique discussed can be used to exploit dynamic reconfiguration capabilities of programmable arrays to alleviate system vulnerability towards these effects and thus to enhance their overall reliability.

[1]  John Wawrzynek,et al.  Stream Computations Organized for Reconfigurable Execution (SCORE) , 2000, FPL.

[2]  Holger Blume,et al.  Model-Based Exploration of the Design Space for Heterogeneous Systems on Chip , 2005, J. VLSI Signal Process..

[3]  Brad L. Hutchings,et al.  Run-Time Reconfiguration: A method for enhancing the functional density of SRAM-based FPGAs , 1996, J. VLSI Signal Process..

[4]  T. Isokawa,et al.  Fault-tolerance in nanocomputers: a cellular array approach , 2004, IEEE Transactions on Nanotechnology.

[5]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[6]  Dinesh Bhatia,et al.  RACE: Reconfigurable and Adaptive Computing Environment , 1996, FPL.

[7]  Brad L. Hutchings,et al.  Implementation Approaches for Reconfigurable Logic Applications , 1995, FPL.

[8]  Dinesh Bhatia,et al.  Temporal partitioning and scheduling for reconfigurable computing , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[9]  Manfred Glesner,et al.  Handling FPGA Faults and Configuration Sequencing Using a Hardware Extension , 2002, FPL.

[10]  André DeHon,et al.  Balancing interconnect and computation in a reconfigurable computing array (or, why you don't really want 100% LUT utilization) , 1999, FPGA '99.

[11]  William H. Mangione-Smith,et al.  Configurable Computing: The Road Ahead , 1997 .

[12]  Charles E. Stroud,et al.  Using roving STARs for on-line testing and diagnosis of FPGAs in fault-tolerant applications , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[13]  Vivek De,et al.  Design and reliability challenges in nanometer technologies , 2004, Proceedings. 41st Design Automation Conference, 2004..

[14]  Miodrag Potkonjak,et al.  On-line fault detection for bus-based field programmable gate arrays , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[15]  Miodrag Potkonjak,et al.  Efficiently supporting fault-tolerance in FPGAs , 1998, FPGA '98.

[16]  Gordon J. Brebner,et al.  The swappable logic unit: a paradigm for virtual hardware , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[17]  Yvon Savaria,et al.  A Fast Method to Evaluate the Optimum Number of Spares in Defect-Tolerant Integrated Circuits , 1994, IEEE Trans. Computers.

[18]  Manfred Glesner,et al.  Design Concepts for a Dynamically ReconfigurableWireless Sensor Node , 2006, First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06).

[19]  Laurence E. LaForge,et al.  Configuration of Locally Spared Arrays in the Presence of Multiple Fault Types , 1999, IEEE Trans. Computers.