Pulse modulation circuit architecture and its application to functional image sensors

Analog-digital merged circuit architecture using pulse modulation signals and its application to functional image sensors with parallel focal plane processing are reported. The architecture is based on switched current integration and time domain charge-to-pulse conversion techniques. Parallel analog calculations such as add/sub and multiply/add are realized with low supply voltage and low power dissipation utilizing deep-sub /spl mu/m CMOS technologies. A functional CMOS image sensor which realizes parallel PWM readout, block averaging for gray scale image data, and simple pattern detection, and calculations for x- and y-projections and centers of gravity of binary image data, is proposed. A functional image sensor test chip with 56/spl times/56 pixels was fabricated in a 6 mm/spl times/6 mm chip with a 0.8 /spl mu/m CMOS technology is described.

[1]  Makoto Nagata,et al.  A PWM signal processing core circuit based on a switched current integration technique , 1998, IEEE J. Solid State Circuits.

[2]  M. Nagata,et al.  A minimum-distance search circuit using dual-line PWM signal processing and charge-packet counting techniques , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[3]  T. Morie,et al.  A smart CMOS imager with pixel level PWM signal processing , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[4]  Eric R. Fossum,et al.  CMOS image sensors: electronic camera-on-a-chip , 1997 .

[5]  J. Ohta,et al.  An artificial retina chip with current-mode focal plane image processing functions , 1997 .

[6]  M. Ishikawa,et al.  A CMOS vision chip with SIMD processing element array for 1 ms image processing , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).