A 6-bit 3.3GS/s Current-Steering DAC with Stacked Unit Cell Structure
暂无分享,去创建一个
[1] M. Steyaert,et al. A 130 nm CMOS 6-bit Full Nyquist 3 GS/s DAC , 2007, IEEE Journal of Solid-State Circuits.
[2] Georges Gielen,et al. A 14-bit intrinsic accuracy Q2 random walk CMOS DAC , 1999, IEEE J. Solid State Circuits.
[3] Michiel Steyaert,et al. A 130 nm CMOS 6-bit full nyquist 3GS/s DAC , 2007, 2007 IEEE Asian Solid-State Circuits Conference.
[4] W. Sansen,et al. SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).
[5] Seung-Hoon Lee,et al. A 3 V 12b 100 MS/s CMOS D/A Converter for High-Speed Communication Systems , 2003 .
[6] Marcel J. M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .
[7] Behzad Razavi,et al. Principles of Data Conversion System Design , 1994 .
[8] Michel Steyaert,et al. A 12-bit intrinsic accuracy high-speed CMOS DAC , 1998, IEEE J. Solid State Circuits.
[9] W. Sansen,et al. A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter , 2001, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).