Thermal-Aware Test Scheduling for Core-Based SoC in an Abort-on-First-Fail Test Environment

Long test application time and high temperature have become two major issues of system-on-chip (SoC) test. In order to minimize test application times and avoid overheating during tests, we propose ...

[1]  Zebo Peng,et al.  Power-aware test planning in the early system-on-chip design exploration process , 2006, IEEE Transactions on Computers.

[2]  Kevin Skadron,et al.  Temperature-aware microarchitecture , 2003, ISCA '03.

[3]  Bashir M. Al-Hashimi,et al.  Scan architecture with mutually exclusive scan segment activation for shift- and capture-power reduction , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Serge Pravossoudovitch,et al.  Reducing power consumption during test application by test vector ordering , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[5]  Julien Pouget,et al.  Defect-aware SOC test scheduling , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[6]  Vishwani D. Agrawal,et al.  Scheduling tests for VLSI systems under power constraints , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Bapiraju Vinnakota,et al.  Defect-oriented test scheduling , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[8]  Krishnendu Chakrabarty,et al.  Cycle-Accurate Test Power Modeling and its Application to SoC Test Scheduling , 2006, 2006 IEEE International Test Conference.

[9]  Alfred L. Crouch,et al.  Optimization trade-offs for vector volume and test power , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[10]  Stephen H. Gunther,et al.  Managing the Impact of Increasing Microprocessor Power Consumption , 2001 .

[11]  H. Fujiwara,et al.  Thermal-Safe Test Access Mechanism and Wrapper Co-optimization for System-on-Chip , 2007, 16th Asian Test Symposium (ATS 2007).

[12]  Petru Eles,et al.  Simulation-Driven Thermal-Safe Test Time Minimization for System-on-Chip , 2008, 2008 17th Asian Test Symposium.

[13]  Shekhar Y. Borkar,et al.  Design challenges of technology scaling , 1999, IEEE Micro.

[14]  Erik Jan Marinissen,et al.  Test scheduling for modular SOCs in an abort-on-fail environment , 2005, European Test Symposium (ETS'05).

[15]  Erik Jan Marinissen,et al.  Control-aware test architecture design for modular SOC testing , 2003, The Eighth IEEE European Test Workshop, 2003. Proceedings..

[16]  Kevin Skadron,et al.  Temperature-aware microarchitecture: Modeling and implementation , 2004, TACO.

[17]  Krishnendu Chakrabarty,et al.  Thermal-Safe Test Scheduling for Core-Based System-on-Chip Integrated Circuits , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Petru Eles,et al.  Power Constrained and Defect-Probability Driven SoC Test Scheduling with Test Set Partitioning , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[19]  Petru Eles,et al.  A heuristic for thermal-safe SoC test scheduling , 2007, 2007 IEEE International Test Conference.

[20]  Li Shang,et al.  ISAC: Integrated Space-and-Time-Adaptive Chip-Package Thermal Analysis , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[21]  Kevin Skadron,et al.  Compact thermal modeling for temperature-aware design , 2004, Proceedings. 41st Design Automation Conference, 2004..

[22]  Krishnendu Chakrabarty.  Design of system-on-a-chip test access architectures under place-and-route and power constraints , 2000, Proceedings 37th Design Automation Conference.