An integrated environment for technology closure of deep-submicron IC designs

With larger chip images and increasingly aggressive technologies, key design processes must interoperate, PDS, a physical-synthesis system, accomplishes technology closure through interacting processes of logic optimization, placement, timing, clock insertion, and routing, all using a common infrastructure with robust variable-accuracy analysis abstractions.

[1]  Sabih H. Gerez,et al.  Algorithms for VLSI design automation , 1998 .

[2]  Charles J. Alpert,et al.  Free space management for cut-based placement , 2002, ICCAD 2002.

[3]  Ruchir Puri,et al.  Fast and accurate wire delay estimation for physical synthesis of large ASICs , 2002, GLSVLSI '02.

[4]  Dennis Sylvester,et al.  Pushing ASIC performance in a power envelope , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[5]  Jens Vygen,et al.  Cycle time and slack optimization for VLSI-chips , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[6]  Charles J. Alpert,et al.  Buffer insertion with accurate gate and interconnect delay computation , 1999, DAC '99.

[7]  Gi-Joon Nam,et al.  Free space management for cut-based placement [IC layout] , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..

[8]  Narendra V. Shenoy,et al.  A robust solution to the timing convergence problem in high-performance design , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).