Voltage Scaling Approaches

Since the dominant component of power consumption for a properly designed CMOS circuit is proportional to the square of the supply voltage, operating circuits at the lowest voltage is the key to minimizing the energy consumed per operation. However, the individual circuit elements run slower at lower supply voltages (Figure 3.25) and this must be compensated for through appropriate architectural design. One important class of applications are those which have no advantage in exceeding a bounded computation rate, as found in real-time signal processing. The strategies presented in this chapter also have some applicability to the maximum throughput situation of general purpose computing though additional system level trade-offs must be made.

[1]  R. Watts,et al.  Submicron integrated circuits , 1989 .

[2]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[3]  T.E. Bell Incredible shrinking computers , 1991, IEEE Spectrum.

[4]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[5]  Allen M. Peterson,et al.  Energy considerations in multichip-module based multiprocessors , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[6]  M. Kinugawa,et al.  Power-supply voltage impact on circuit performance for half and lower submicrometer CMOS LSI , 1990 .

[7]  Y. Taur,et al.  A high performance 0.25 mu m CMOS technology , 1988, Technical Digest., International Electron Devices Meeting.

[8]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[9]  C.G. Sodini,et al.  The effect of high fields on MOS device and circuit performance , 1984, IEEE Transactions on Electron Devices.