Hierarchical Word-Line Architecture for Large Capacity DRAMs