An Automated SerDes Frontend Generator Verified with a 16NM Instance Achieving 15 GB/S at 1.96 PJ/Bit

In this paper we present an automated SerDes frontend generator along with experimental results from an instance produced in TSMC 16nm. The generator is an automated, parameterized design procedure that produces schematics and layouts based on top level performance and architecture specifications. A DDR current-integration SerDes instance was generated in TSMC 16nm technology with passive CTLE, 1-tap FFE, and 4-tap DFE equalization. The instance operates at 15 Gb/s with BER < 1E-12, and consumes 29.4 mW (1.9 pJ/bit) from 0.8V/0.9V supplies.

[1]  Tejasvi Anand,et al.  29.4 A 16Gb/s 3.6pJ/b wireline transceiver with phase domain equalization scheme: Integrated pulse width modulation (iPWM) in 65nm CMOS , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[2]  Elad Alon,et al.  BAG2: A process-portable framework for generator-based AMS circuit design , 2018, 2018 IEEE Custom Integrated Circuits Conference (CICC).

[3]  Yue Lu,et al.  Design Techniques for a 60 Gb/s 173 mW Wireline Receiver Frontend in 65 nm CMOS Technology , 2016, IEEE Journal of Solid-State Circuits.

[4]  Shreyas Sen,et al.  A 4–32 Gb/s Bidirectional Link With 3-Tap FFE/6-Tap DFE and Collaborative CDR in 22 nm CMOS , 2014, IEEE Journal of Solid-State Circuits.

[5]  Vishnu Balan,et al.  26.1 A 130mW 20Gb/s half-duplex serial link in 28nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[6]  Lorenz T. Biegler,et al.  On the implementation of an interior-point filter line-search algorithm for large-scale nonlinear programming , 2006, Math. Program..