Half-MOS Based Single-Poly EEPROM Cell With Program and Erase Bit Granularity
暂无分享,去创建一个
[1] Bin Wang,et al. Highly Reliable 90-nm Logic Multitime Programmable NVM Cells Using Novel Work-Function-Engineered Tunneling Devices , 2007, IEEE Transactions on Electron Devices.
[2] J. Rosenberg. Embedded flash on a CMOS logic process enables secure hardware encryption for deep submicron designs , 2005, Symposium Non-Volatile Memory Technology 2005..
[3] M. Pasotti,et al. Half-MOS Single-Poly EEPROM Cell in Standard CMOS Process , 2013, IEEE Transactions on Electron Devices.
[4] Sung Hoon Baek,et al. A Hybrid Flash File System Based on NOR and NAND Flash Memories for Embedded Devices , 2008, IEEE Transactions on Computers.
[5] M. Wong,et al. Analysis of the subthreshold slope and the linear transconductance techniques for the extraction of the capacitance coupling coefficients of floating-gate devices , 1992, IEEE Electron Device Letters.
[6] Ya-Chin King,et al. A New Differential P-Channel Logic-Compatible Multiple-Time Programmable (MTP) Memory Cell With Self-Recovery Operation , 2011, IEEE Electron Device Letters.
[7] Yeong-Seuk Kim,et al. Novel Single Polysilicon EEPROM Cell With Dual Work Function Floating Gate , 2007, IEEE Electron Device Letters.
[8] Hideto Hidaka. Evolution of embedded flash memory technology for MCU , 2011, 2011 IEEE International Conference on IC Design & Technology.