论文信息 - FPGA IMPLEMENTATION OF ADVANCE ENCRYPTION STANDARD WITH SINGLE KEY

FPGA IMPLEMENTATION OF ADVANCE ENCRYPTION STANDARD WITH SINGLE KEY

Advanced Encryption Standard (AES), is known as most secured encryption standard now a days. Many researchers have implemented it in different languages like java, C and C++ with different algorithms. Recently the AES 128-bit has been implemented using Verilog on FPGA with equipped key being encrypted along with data input in whole process. In this paper the AES 128-bit encryption and decryption process with key which is only used for data input and is not encrypted throughout the encryption/decryption process. Results are same but our algorithm is slightly faster because only data is encrypted in the process of encryption, thus process time and area is optimized.

Kamran Javed | Amir Sultan | Shahid Mehmood

[1] Christof Paar,et al. Understanding Cryptography: A Textbook for Students and Practitioners , 2009 .

[2] M. Pitchaiah,et al. Implementation of Advanced Encryption Standard Algorithm , 2012 .

[3] Stuart Sutherland,et al. Systemverilog for Design: A Guide to Using Systemverilog for Hardware Design and Modeling , 2006 .

[4] Lars R. Knudsen,et al. Advanced Encryption Standard (AES) - An Update , 1999, IMACC.

[5] Samir Palnitkar,et al. Verilog HDL: a guide to digital design and synthesis , 1996 .

[6] Christian B. Spear,et al. SystemVerilog for Verification: A Guide to Learning the Testbench Language Features , 2007 .

[7] Manoj Kumar,et al. "FPGA Implementation of Cryptographic Algorithms using Multi-Encryption Technique" , 2013 .