Efficient generation of compact symbolic network functions in a nested rational form

[1]  Guoyong Shi,et al.  Topological Approach to Symbolic Pole–Zero Extraction Incorporating Design Knowledge , 2017, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Reza Hashemian,et al.  Symbolic representation of network transfer functions using norator-nullator pairs , 1977 .

[3]  Guoyong Shi,et al.  A survey on binary decision diagram approaches to symbolic analysis of analog integrated circuits , 2011, Analog Integrated Circuits and Signal Processing.

[4]  Franciszek Balik,et al.  Symbolic Sensitivity Analysis Enhanced by Nullor Model and Modified Coates Flow Graph , 2018 .

[5]  J. Braun.  Topological analysis of networks containing nullators and norators , 1966 .

[6]  Marian Pierzchala,et al.  Synthesis of Electronic Circuits Structures on the Basis of Active Switches , 2018 .

[7]  Sumalya Ghosh,et al.  Fast and optimised design of a differential VCO using symbolic technique and multi objective algorithms , 2019, IET Circuits Devices Syst..

[8]  Mourad Loulou,et al.  Design of Analog Circuits through Symbolic Analysis , 2018 .

[9]  C. Sánchez-López,et al.  Symbolic analysis of analog circuits containing voltage mirrors and current mirrors , 2010 .

[10]  Alfonso Carlosena,et al.  A symbolic method for network function approximation with order reduction , 2000 .

[11]  Guoyong Shi.  Graph-Pair Decision Diagram Construction for Topological Symbolic Circuit Analysis , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Sheldon X.-D. Tan,et al.  Compact representation and efficient generation of s-expandedsymbolic network functions for computer-aided analog circuit design , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Sheldon X.-D. Tan,et al.  Hierarchical approach to exact symbolic analysis of large analog circuits , 2005, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  K. Gorshkov.  The simulation technique for large-scale tree structured interconnects , 2016, 2016 2nd International Conference on Industrial Engineering, Applications and Manufacturing (ICIEAM).

[15]  V. Filaretov,et al.  Transconductance realization of block-diagrams of electronic networks , 2008, 2008 International Conference on Signals and Electronic Systems.

[16]  Davide Marano,et al.  Symbolic factorization methodology for multistage amplifier transfer functions , 2016, Int. J. Circuit Theory Appl..

[17]  Carlos Sánchez-López,et al.  Pathological Equivalents of Fully-Differential Active Devices for Symbolic Nodal Analysis , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  Konstantin Gorshkov,et al.  Topological analysis of active networks containing pathological mirror elements , 2013, 2013 IEEE XXXIII International Scientific Conference Electronics and Nanotechnology (ELNANO).

[19]  W. Feussner.  Ueber Stromverzweigung in netzförmigen Leitern , .

[21]  Guoyong Shi,et al.  Two‐graph analysis of pathological equivalent networks , 2015, Int. J. Circuit Theory Appl..

[22]  W. Feussner.  Zur Berechnung der Stromstärke in netzförmigen Leitern , .

[23]  H. J. Carlin,et al.  Network Synthesis with Negative Resistors , 1961, Proceedings of the IRE.

[24]  Guoyong Shi.  Computational Complexity Analysis of Determinant Decision Diagram , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[25]  Alex Doboli,et al.  Symbolic Matching and Constraint Generation for Systematic Comparison of Analog Circuits , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[26]  G. M. Wierzba,et al.  Circuit level decomposition of networks with nullors for symbolic analysis , 1994 .

[27]  Sheldon X.-D. Tan,et al.  Graph-Based Symbolic and Symbolic Sensitivity Analysis of Analog Integrated Circuits , 2013 .

[28]  Benedykt Rodanski,et al.  Calculation of Symbolic Sensitivities for Large-Scale Circuits in the Sequence of Expressions Form via the Transimpedance Method , 2004 .

[29]  Takao Ozawa,et al.  Topological conditions for the solvability of linear active networks , 1976 .

[30]  Guoyong Shi,et al.  Topological Approach to Automatic Symbolic Macromodel Generation for Analog Integrated Circuits , 2017, ACM Trans. Design Autom. Electr. Syst..

[31]  Melvin A. Breuer,et al.  Generation of optimal code for expressions via factorization , 1969, CACM.

[32]  J. Hoekstra,et al.  Nullor‐based circuits for quantum technology , 2017, Int. J. Circuit Theory Appl..

[33]  Sheldon X.-D. Tan,et al.  Hierarchical symbolic analysis of analog integrated circuits viadeterminant decision diagrams , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[34]  Alberto Reatti,et al.  SapWin 4.0–a new simulation program for electrical engineering education using symbolic analysis , 2016, Comput. Appl. Eng. Educ..

[35]  Slawomir Lasota,et al.  Symbolic analysis of electric networks with higher order summative cofactors and parameter decision diagrams , 2018, Int. J. Circuit Theory Appl..

[36]  Vanco B. Litovski,et al.  A New Topology Oriented Method for Symbolic Analysis of Electronic Circuits , 2010, J. Circuits Syst. Comput..

[37]  A. C. Davies.  Topological solution of networks containing nullators and norators , 1966 .

[38]  Eckhard Hennig,et al.  Application of Symbolic Circuit Analysis for Failure Detection and Optimization of Industrial Integrated Circuits , 2012 .

[39]  J. Solomon,et al.  Macromodeling of integrated circuit operational amplifiers , 1974 .

[40]  G. E. Alderson,et al.  Computer generation of symbolic network functions-A new theory and implementation , 1973 .

[41]  Ahmed M. Soliman,et al.  The voltage mirror–current mirror pair as a universal element , 2010, Int. J. Circuit Theory Appl..

[42]  Esteban Ylelo Cuautle,et al.  Symbolic Computation of NF of Transistor Circuits , 2004 .

[43]  Sheldon X.-D. Tan,et al.  Canonical symbolic analysis of large analog circuits withdeterminant decision diagrams , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[44]  Francisco V. Fernández,et al.  Pathological Element-Based Active Device Models and Their Application to Symbolic Analysis , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[45]  Konstantin Gorshkov,et al.  A Cancellation-Free Symbolic Sensitivity Technique Based on Network Determinant Expansion , 2015 .

[46]  M. Milic,et al.  General passive networks-Solvability, degeneracies, and order of complexity , 1974 .

[47]  Sotoudeh Hamedi-Hagh.  Characterization of active inductors with modified determinant expansion analysis , 2016, 2016 IEEE Dallas Circuits and Systems Conference (DCAS).

[48]  Jonathan M. Borwein,et al.  Automated simplification of large symbolic expressions , 2014, J. Symb. Comput..

[49]  M. M. Hassoun,et al.  A hierarchical network approach to symbolic analysis of large-scale networks , 1995 .

[50]  J. Starzyk,et al.  Flowgraph analysis of large electronic networks , 1986 .

[51]  H. Trent.  A NOTE ON THE ENUMERATION AND LISTING OF ALL POSSIBLE TREES IN A CONNECTED LINEAR GRAPH. , 1954, Proceedings of the National Academy of Sciences of the United States of America.

[52]  Vladimir Filaretov,et al.  Generalized Parameter Extraction Method in Symbolic Network Analysis , 2003 .

[53]  V. Filaretov,et al.  Generalized parameter extraction method for analog circuit fault diagnosis , 2016, 2016 2nd International Conference on Industrial Engineering, Applications and Manufacturing (ICIEAM).

[54]  Georges G. E. Gielen,et al.  Circuit simplification for the symbolic analysis of analogintegrated circuits , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[55]  Konstantin Gorshkov,et al.  Generalized Parameter Extraction Method for Symbolic Analysis of Analog Circuits Containing Pathological Elements , 2018 .

[56]  Francesco Grasso,et al.  Modeling and Diagnosis of Joints in High Voltage Electrical Transmission Lines , 2019 .

[57]  Sheldon X.-D. Tan,et al.  Symbolic Moment Computation for Statistical Analysis of Large Interconnect Networks , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.