RRAM Motifs for Mitigating Differential Power Analysis Attacks (DPA)

Hybrid Resistive Random Access Memory(RRAM)/CMOS architectures offer several opportunities in the next generation high performance systems. These systems are vulnerable to side channel attacks(SPA), including Differential Power Analysis (DPA) attacks. An architecture with cryptoco processors integrated on a dedicated CMOS layer and the associated memory on the RRAM layer, can help mitigate the side channel attacks on these systems. In particular, we focus on the DPA attacks which can compromise the system performance, by statistically analyzing information of intermediate results in a cryptographic computation. In this paper we propose the use of RRAM to obscure the power signals that mitigate the DPA attacks. RRAM motifs are dynamically reconfigurable hardware crossbar structures that can be programmed on-the-fly in to a memory or sensing elements. We investigate a 4x64 RRAMmotif that can perform memory and sensing in tandem. Our analysis shows that we cannot easily distinguish between the memory access and sensing operations. Though the power dissipated in the best and worst case scenarios when reading from an RRAM motif varied by 9%, it does not provide any additional information on the specific access. Additionally, it was observed that the variations in the voltage and temperature of the RRAM generate noise in guessing the sub key and enhances the DPA resiliency of the system.

[1]  Dhireesha Kudithipudi,et al.  Towards Thermal Profiling in CMOS/Memristor Hybrid RRAM Architectures , 2012, 2012 25th International Conference on VLSI Design.

[2]  Martin Burtscher,et al.  Bridging the processor-memory performance gap with 3D IC technology , 2005, IEEE Design & Test of Computers.

[3]  Stefan Mangard,et al.  Masked Dual-Rail Pre-charge Logic: DPA-Resistance Without Routing Constraints , 2005, CHES.

[4]  K. Kim,et al.  From the future Si technology perspective: Challenges and opportunities , 2010, 2010 International Electron Devices Meeting.

[5]  Kyung-Hee Lee,et al.  Small Size, Low Power, Side Channel-Immune AES Coprocessor: Design and Synthesis Results , 2004, AES Conference.

[6]  Robert H. Sloan,et al.  Examining Smart-Card Security under the Threat of Power Analysis Attacks , 2002, IEEE Trans. Computers.

[7]  François-Xavier Standaert,et al.  Adaptive Chosen-Message Side-Channel Attacks , 2010, ACNS.

[8]  E. Oswald,et al.  Power Analysis Tutorial , 2000 .

[9]  W. Lu,et al.  Programmable Resistance Switching in Nanoscale Two-terminal Devices , 2008 .

[10]  Daisuke Suzuki,et al.  Security Evaluation of DPA Countermeasures Using Dual-Rail Pre-charge Logic Style , 2006, CHES.

[11]  Pankaj Rohatgi,et al.  Introduction to differential power analysis , 2011, Journal of Cryptographic Engineering.

[12]  R. Williams,et al.  Exponential ionic drift: fast switching and low volatility of thin-film memristors , 2009 .

[13]  F. Zeng,et al.  Fully room-temperature-fabricated nonvolatile resistive memory for ultrafast and high-density memory application. , 2009, Nano letters.

[14]  Yi-Chou Chen,et al.  An access-transistor-free (0T/1R) non-volatile resistance random access memory (RRAM) using a novel threshold switching, self-rectifying chalcogenide device , 2003, IEEE International Electron Devices Meeting 2003.

[15]  J. Yang,et al.  Electrical transport and thermometry of electroformed titanium dioxide memristive switches , 2009 .

[16]  David Brumley,et al.  Remote timing attacks are practical , 2003, Comput. Networks.

[17]  Ryan Kastner,et al.  A Qualitative Security Analysis of a New Class of 3-D Integrated Crypto Co-processors , 2012, Cryptography and Security.

[18]  Paul C. Kocher,et al.  Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems , 1996, CRYPTO.

[19]  Luca Benini,et al.  Energy-aware design techniques for differential power analysis protection , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[20]  Ingrid Verbauwhede,et al.  A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[21]  D. Stewart,et al.  The missing memristor found , 2008, Nature.

[22]  Lei Jiang,et al.  Die Stacking (3D) Microarchitecture , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).