Magnetic tunnel junction for nonvolatile CMOS logic
暂无分享,去创建一个
Shoji Ikeda | Tetsuo Endoh | Takahiro Hanyu | Hideo Ohno | Naoki Kasai | H. Ohno | T. Endoh | S. Ikeda | N. Kasai | T. Hanyu
[1] H. Ohno,et al. Fabrication of a Nonvolatile Full Adder Based on Logic-in-Memory Architecture Using Magnetic Tunnel Junctions , 2008 .
[2] H. Ohno,et al. A perpendicular-anisotropy CoFeB-MgO magnetic tunnel junction. , 2010, Nature materials.
[3] Shoji Ikeda,et al. Standby-Power-Free Compact Ternary Content-Addressable Memory Cell Chip Using Magnetic Tunnel Junction Devices , 2009 .
[4] William H. Kautz,et al. Cellular Logic-in-Memory Arrays , 1969, IEEE Transactions on Computers.
[5] H. Ohno,et al. Magnetic Tunnel Junctions for Spintronic Memories and Beyond , 2007, IEEE Transactions on Electron Devices.