Approximate Models of Multiple Bus Multiprocessor Systems

Two classes of approximate models are developed for multiprocessor systems containing P processors, M memories, and B buses. One class of models is based on the flow equivalence technique for the approximate analysis of queueing networks. A memory invariance principle is presented and used to obtain the parameters of this model. This approach is used to model homogeneous processor systems where memory times are either constant or exponentially distributed random variables. The second class of models is based on the method of surrogate delays also commonly used in the approximate analysis of queueing networks. This approach produces an iterative algorithm which can be used to evaluate heterogeneous systems with exponential memory times. The accuracy of both classes of models is evaluated through simulation. Lastly, as a byproduct of these models, an algorithm is presented with which to determine the distribution of the number of nonempty service centers in a product form queueing network.

[1]  Donald F. Towsley An approximate analysis of multiprocessor systems , 1983, SIGMETRICS '83.

[2]  Alan Jay Smith,et al.  Interference in multiprocessor computer systems with interleaved memory , 1976, CACM.

[3]  Dileep Bhandarkar,et al.  Analysis of Memory Interference in Multiprocessors , 1975, IEEE Transactions on Computers.

[4]  Janak H. Patel,et al.  Memory Interference in Synchronous Multiprocessor Systems , 1982, IEEE Transactions on Computers.

[5]  Marco Ajmone Marsan,et al.  Modeling Bus Contention and Memory Interference in a Multiprocessor System , 1983, IEEE Transactions on Computers.

[6]  Adarshpal S. Sethi,et al.  Interference in Multiprocessor Systems with Localized Memory Access Probabilities , 1979, IEEE Transactions on Computers.

[7]  Mateo Valero,et al.  Bandwidth of Crossbar and Multiple-Bus Connections for Multiprocessors , 1982, IEEE Transactions on Computers.

[8]  Marco Ajmone Marsan,et al.  Markov Models for Multiple Bus Multiprocessor Systems , 1982, IEEE Transactions on Computers.

[9]  Yonathan Bard,et al.  A model of shared dasd and multipathing , 1980 .

[10]  K. Mani Chandy,et al.  Computational algorithms for product form queueing networks , 1980 .

[11]  Tilak Agerwala,et al.  Performance Analysis of Future Shared Storage Systems , 1984, IBM J. Res. Dev..

[12]  CORNELIS H. HOOGENDOORN A General Model for Memory Interference in Multiprocessors , 1977, IEEE Transactions on Computers.

[13]  Edward D. Lazowska,et al.  Analyzing queueing networks with simultaneous resource possession , 1982, CACM.

[14]  Marco Ajmone Marsan,et al.  Comparative Performance Analysis of Single Bus Multiprocessor Architectures , 1982, IEEE Transactions on Computers.

[15]  Hwa C. Torng,et al.  On the Analysis of Memory Conflicts and Bus Contentions in a Multiple-Microprocessor System , 1979, IEEE Transactions on Computers.

[16]  P. J. Willis Derivation and comparison of multiprocessor contention measures , 1978 .

[17]  B. Ramakrishna Rau,et al.  Interleaved Memory Bandwidth in a Model of a Multiprocessor Computer System , 1979, IEEE Transactions on Computers.

[18]  Edward D. Lazowska,et al.  A Reduction Technique for Evaluating Queueing Networks with Serialization Delays , 1983, Performance.

[19]  Alexander Thomasian,et al.  An Iterative Solution to the Queueing Network Model of a DBMS with Dynamic Locking , 1982, Int. CMG Conference.

[20]  K. Mani Chandy,et al.  Open, Closed, and Mixed Networks of Queues with Different Classes of Customers , 1975, JACM.

[21]  K. Mani Chandy,et al.  Linearizer: a heuristic algorithm for queueing network models of computing systems , 1982, CACM.

[22]  Stephen S. Lavenberg,et al.  Mean-Value Analysis of Closed Multichain Queuing Networks , 1980, JACM.

[23]  Charles H. Sauer,et al.  Queueing network software for systems modelling , 1979, Softw. Pract. Exp..

[24]  William Daniel Strecker An analysis of the instruction execution rate in certain computer structures , 1970 .

[25]  K. Mani Chandy,et al.  Approximate Methods for Analyzing Queueing Network Models of Computing Systems , 1978, CSUR.

[26]  Janak H. Patel Analysis of Multiprocessors with Private Cache Memories , 1982, IEEE Transactions on Computers.