H.264/AVC Video Codec Design A Hardwired Approach

[1]  Liang-Gee Chen,et al.  Fully utilized and reusable architecture for fractional motion estimation of H.264/AVC , 2004, 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[2]  Chi-Ying Tsui,et al.  Low-power VLSI design for motion estimation using adaptive pixel truncation , 2000, IEEE Trans. Circuits Syst. Video Technol..

[3]  Liang-Gee Chen,et al.  Survey on Block Matching Motion Estimation Algorithms and Architectures with New Results , 2006, J. VLSI Signal Process..

[4]  Ishfaq Ahmad,et al.  Power-rate-distortion analysis for wireless video communication under energy constraints , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[5]  Liang-Gee Chen,et al.  Fast Algorithm and Architecture Design of Low-Power Integer Motion Estimation for H.264/AVC , 2007, IEEE Transactions on Circuits and Systems for Video Technology.

[6]  Liang-Gee Chen,et al.  2.8 to 67.2mW Low-Power and Power-Aware H.264 Encoder for Mobile Applications , 2007, 2007 IEEE Symposium on VLSI Circuits.

[7]  D. Marpe,et al.  Video coding with H.264/AVC: tools, performance, and complexity , 2004, IEEE Circuits and Systems Magazine.

[8]  S.K. Mitra,et al.  From rate-distortion analysis to resource-distortion analysis , 2005, IEEE Circuits and Systems Magazine.

[9]  Luca Fanucci,et al.  Data-adaptive motion estimation algorithm and VLSI architecture design for low-power video systems , 2004 .

[10]  Seung-Ho Lee,et al.  MPEG4 AVC/H.264 decoder with scalable bus architecture and dual memory controller , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[11]  Liang-Gee Chen,et al.  Analysis, fast algorithm, and VLSI architecture design for H.264/AVC intra frame coder , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[12]  Jar-Ferr Yang,et al.  Efficient deblocking filter architecture for H.264 video coders , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[13]  Ajay Luthra,et al.  Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..

[14]  Gary J. Sullivan,et al.  Rate-constrained coder control and comparison of video coding standards , 2003, IEEE Trans. Circuits Syst. Video Technol..

[15]  Tian-Sheuan Chang,et al.  An in-place architecture for the deblocking filter in H.264/AVC , 2006, IEEE Trans. Circuits Syst. II Express Briefs.

[16]  Anantha Chandrakasan,et al.  Quantifying and enhancing power awareness of VLSI systems , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[17]  Liang-Gee Chen,et al.  Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[18]  Liang-Gee Chen,et al.  Architecture design for deblocking filter in H.264/JVT/AVC , 2003, 2003 International Conference on Multimedia and Expo. ICME '03. Proceedings (Cat. No.03TH8698).

[19]  Jar-Ferr Yang,et al.  A High Throughput and Data Reuse Architecture for H.264/AVC Deblocking Filter , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[20]  Chein-Wei Jen,et al.  On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture , 2002, IEEE Trans. Circuits Syst. Video Technol..

[21]  Xuemin Chen,et al.  Video coding using the H.264/MPEG-4 AVC compression standard , 2004, Signal Process. Image Commun..

[22]  Liang-Gee Chen,et al.  Low Power Entropy Coding Hardware Design for H.264/AVC Baseline Profile Encoder , 2006, 2006 IEEE International Conference on Multimedia and Expo.

[23]  Bede Liu,et al.  New fast algorithms for the estimation of block motion vectors , 1993, IEEE Trans. Circuits Syst. Video Technol..

[24]  Ashraf A. Kassim,et al.  A pipelined hardware implementation of in-loop deblocking filter in H.264/AVC , 2006, IEEE Transactions on Consumer Electronics.