An analysis of power reduction in datacenters using heterogeneous chip multiprocessors
暂无分享,去创建一个
[1] Norman P. Jouppi,et al. Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction , 2003, MICRO.
[2] Mark D. Hill,et al. Amdahl's Law in the Multicore Era , 2008, Computer.
[3] Luiz André Barroso,et al. The Case for Energy-Proportional Computing , 2007, Computer.
[4] James C. Hoe,et al. Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs? , 2010, 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture.
[5] Dheeraj Reddy,et al. Bias scheduling in heterogeneous multi-core architectures , 2010, EuroSys '10.
[6] Ravi Rajwar,et al. The impact of performance asymmetry in emerging multicore architectures , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).
[7] Stijn Eyerman,et al. Modeling critical sections in Amdahl's law and its implications for multicore design , 2010, ISCA '10.
[8] Ripal Nathuji,et al. Analyzing performance asymmetric multicore processors for latency sensitive datacenter applications , 2010 .