Bit-Swapping LFSR and Scan-Chain Ordering: A Novel Technique for Peak- and Average-Power Reduction in Scan-Based BIST

This paper presents a novel low-transition linear feedback shift register (LFSR) that is based on some new observations about the output sequence of a conventional LFSR. The proposed design, called bit-swapping LFSR (BS-LFSR), is composed of an LFSR and a 2 times 1 multiplexer. When used to generate test patterns for scan-based built-in self-tests, it reduces the number of transitions that occur at the scan-chain input during scan shift operation by 50% when compared to those patterns produced by a conventional LFSR. Hence, it reduces the overall switching activity in the circuit under test during test applications. The BS-LFSR is combined with a scan-chain-ordering algorithm that orders the cells in a way that reduces the average and peak power (scan and capture) in the test cycle or while scanning out a response to a signature analyzer. These techniques have a substantial effect on average- and peak-power reductions with negligible effect on fault coverage or test application time. Experimental results on ISCAS'89 benchmark circuits show up to 65% and 55% reductions in average and peak power, respectively.

[1]  C. Giri,et al.  Scan Flip-Flop Ordering with Delay and Power Minimization during Testing , 2005, 2005 Annual IEEE India Conference - Indicon.

[2]  René David.  Random Testing of Digital Circuits: Theory and Applications , 1998 .

[3]  Yang Jun,et al.  A new BIST structure for low power testing , 2003, ASICON 2003.

[4]  Arnaud Virazel,et al.  Design of routing-constrained low power scan chains , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[5]  Wenlong Wei,et al.  A Technique to Reduce Peak Current and Average Power Dissipation in Scan Designs by Limited Capture , 2007, 2007 Asia and South Pacific Design Automation Conference.

[6]  Kozo Kinoshita,et al.  On low-capture-power test generation for scan testing , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[7]  P. Girard,et al.  Minimizing peak power consumption during scan testing: test pattern modification with X filling heuristics , 2006, International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006..

[8]  Vishwani D. Agrawal,et al.  Power constraint scheduling of tests , 1994, Proceedings of 7th International Conference on VLSI Design.

[9]  Nur A. Touba,et al.  Static compaction techniques to control scan vector power dissipation , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[10]  Patrick Girard,et al.  Power driven chaining of flip-flops in scan architectures , 2002, Proceedings. International Test Conference.

[11]  Irith Pomeranz,et al.  Scan-BIST based on transition probabilities for circuits with single and multiple scan chains , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Bashir M. Al-Hashimi,et al.  Multiple Scan Chains for Power Minimization during Test Application in Sequential Circuits , 2002, IEEE Trans. Computers.

[13]  Sandeep K. Gupta,et al.  LT-RTPG: a new test-per-scan BIST TPG for low switching activity , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Mark Mohammad Tehranipoor,et al.  Low Transition LFSR for BIST-Based Applications , 2005, 14th Asian Test Symposium (ATS'05).

[15]  Dimitris Nikolos,et al.  Scan cell ordering for low power BIST , 2004, IEEE Computer Society Annual Symposium on VLSI.

[16]  K.V.A. Reddy,et al.  An efficient algorithm to reduce test power consumption by scan cell and scan vector reordering , 2004, Proceedings of the IEEE INDICON 2004. First India Annual Conference, 2004..

[17]  Krishnendu Chakrabarty,et al.  Precedence-based, preemptive, and power-constrained test scheduling for system-on-a-chip , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[18]  Irith Pomeranz,et al.  Low Shift and Capture Power Scan Tests , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[19]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[20]  Sandeep K. Gupta,et al.  DS-LFSR: a BIST TPG for low switching activity , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Seongmoon Wang,et al.  A BIST TPG for Low Power Dissipation and High Fault Coverage , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  L. Whetsel,et al.  An analysis of power reduction techniques in scan testing , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[23]  Li Xiaowei,et al.  A low power BIST TPG design , 2003, ASICON 2003.

[24]  Nur A. Touba,et al.  Controlling peak power during scan testing , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[25]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[26]  Steven F. Quigley,et al.  Bit-swapping LFSR for low-power BIST , 2008 .

[27]  A.S. Abu-Issa,et al.  LT-PRPG: Power minimization technique for test-per-scan BIST , 2008, 2008 3rd International Conference on Design and Technology of Integrated Systems in Nanoscale Era.

[28]  Wang-Dauh Tseng.  Scan chain ordering technique for switching activity reduction during scan test , 2005 .

[29]  Irith Pomeranz,et al.  Techniques for minimizing power dissipation in scan and combinational circuits during test application , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..