Transistor sizing for radiation hardening
暂无分享,去创建一个
[1] Sung-Mo Kang,et al. Fast timing simulation of transient faults in digital circuits , 1994, ICCAD.
[2] Sung-Mo Kang,et al. Analytic transient solution of general MOS circuit primitives , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Shoichiro Nakamura,et al. Applied numerical methods in C , 1992 .
[4] Peter Lidén,et al. A switch-level algorithm for simulation of transients in combinational logic , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing. Digest of Papers.
[5] Nur A. Touba,et al. Cost-effective approach for reducing soft error failure rate in logic circuits , 2003, International Test Conference, 2003. Proceedings. ITC 2003..
[6] G. C. Messenger,et al. Collection of Charge on Junction Nodes from Ion Tracks , 1982, IEEE Transactions on Nuclear Science.
[7] N. Cohen,et al. Soft error considerations for deep-submicron CMOS circuit applications , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).
[8] Lorenzo Alvisi,et al. Modeling the effect of technology trends on the soft error rate of combinational logic , 2002, Proceedings International Conference on Dependable Systems and Networks.
[9] Karem A. Sakallah,et al. Analytical transient response of CMOS inverters , 1992 .