MODELING THE TRANSIENT RESPONSE OF CHANNEL-SUBSTRATE INTERFACE TRAPS TO GATE VOLTAGE STEPS IN GaAs FETs