An On-Line Arithmetic-Based Reconfigurable Neuroprocessor
暂无分享,去创建一个
[1] Brad Hutchings,et al. Density enhancement of a neural network using FPGAs and run-time reconfiguration , 1994, Proceedings of IEEE Workshop on FPGA's for Custom Computing Machines.
[2] Algirdas Avizienis,et al. Signed-Digit Numbe Representations for Fast Parallel Arithmetic , 1961, IRE Trans. Electron. Comput..
[3] Eduardo Sanchez,et al. A Reconfigurable Neuroprocessor with On-chip Pruning , 1998 .
[4] Kishor S. Trivedi,et al. On-line algorithms for division and multiplication , 1975, 1975 IEEE 3rd Symposium on Computer Arithmetic (ARITH).
[5] A. Avizeinis,et al. Signed Digit Number Representations for Fast Parallel Arithmetic , 1961 .
[6] Milos D. Ercegovac,et al. On-Line Algorithms for Division and Multiplication , 1977, IEEE Transactions on Computers.