论文信息 - Hardware Petri Nets on Programmable Devices - 字舞流文

Hardware Petri Nets on Programmable Devices

Morikazu Nakamura | Itaru Nagayama | Katsuhiko Shimabukuro | Takashi Matsumura | Tsuyoshi Yamashiro | Yoshiaki Amau

[1] João L. Monteiro,et al. The application of reconfigurable logic to controller design , 1998 .

[2] James Pardey,et al. Logic synthesis of synchronous parallel controllers , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[3] Murat Uzam,et al. Discrete event control system design using automation Petri nets and their ladder diagram implementation , 1998 .

[4] Tadao Murata,et al. Petri nets: Properties, analysis and applications , 1989, Proc. IEEE.

[5] Javier Esparza. Reduction and Synthesis of Live and Bounded Free Choice Petri Nets , 1994, Inf. Comput..

[6] Gianfranco Balbo,et al. Performance Models for Discrete Event Systems with Synchronizations: Formalisms and Analysis Techniques , 1998 .