Constraints for using IDDQ testing to detect CMOS bridging faults

Detecting CMOS bridging faults (BFs) using IDDQ testing, or the current supply monitoring method (CSM), has recently received much attention. One fundamental question that needs to be answered for this technique is 'what circuits does it apply to'. Previously the authors presented a set of constraints on circuits and their test environment that formed a sufficient condition for using CSM to detect all single and multiple irredundant BFs. In this paper they show that if any of these constraints are removed then circuits exist for which CSM cannot give correct results. Two special classes of circuits, domino logic and synchronous sequential circuits, are discussed in detail.<<ETX>>

[1]  John M. Acken.  Testing for Bridging Faults (Shorts) in CMOS Circuits , 1983, 20th Design Automation Conference Proceedings.

[2]  K. C. Y. Mei,et al.  Bridging and Stuck-At Faults , 1974, IEEE Transactions on Computers.

[3]  Melvin A. Breuer,et al.  On detecting single and multiple bridging faults in CMOS circuits using the current supply monitoring method , 1990, IEEE International Symposium on Circuits and Systems.

[4]  Jacob A. Abraham,et al.  Generating Tests for Physical Failures in MOS Logic Circuits , 1983, ITC.

[5]  Anura P. Jayasumana,et al.  Limitations of switch level analysis for bridging faults , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  R. Keith Treece,et al.  CMOS IC stuck-open-fault electrical effects and design considerations , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[7]  Mark G. Karpovsky,et al.  Detection and Location of Input and Feedback Bridging Faults Among Input and Output Lines , 1980, IEEE Transactions on Computers.

[8]  Wojciech Maly,et al.  A self-testing ALU using built-in current sensing , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[9]  Mark W. Levi,et al.  CMOS Is Most Testable , 1981, International Test Conference.

[10]  Melvin A. Breuer,et al.  On the charge sharing problem in CMOS stuck-open fault testing , 1990, Proceedings. International Test Conference 1990.

[11]  Yashwant K. Malaiya,et al.  A New Fault Model and Testing Technique for CMOS Devices , 1982, International Test Conference.

[12]  Jerry Soden,et al.  Test Considerations for Gate Oxide Shorts in CMOS ICs , 1986, IEEE Design & Test of Computers.

[13]  Melvin A. Breuer,et al.  A universal test sequence for CMOS scan registers , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[14]  Anura P. Jayasumana,et al.  On Accuracy of Switch-Level Modeling of Bridging Faults in Complex Gates , 1987, 24th ACM/IEEE Design Automation Conference.

[15]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[16]  John Paul Shen,et al.  Extraction and simulation of realistic CMOS faults using inductive fault analysis , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[17]  Sudhakar M. Reddy,et al.  Transistor Level Test Generation for MOS Circuits , 1985, DAC 1985.