The development of space applications based on commercial system on chip (SOC) FPGA devices has become an important direction for the development of aerospace technology, but single event upsets (SEUs) in space is a difficult problem for commercial SOC FPGAs for space applications. This article presents an anti-anti method for ARM processors in SOC FPGA. This method makes full use of the hardware resources of dual-core ARM in SoC FPGA and improves the system's anti-SEU capability through dual-core mutual-check and recovery mechanisms. At the same time, the data stream and control flow fault tolerant are used to improve the anti-SEU capability within the processor. Error detection and correction (EDAC) and triple modular redundancy (TMR) are used to improve anti-SEU capability of the data flow. A two-level watchdog and ARM exception handling are used to achieve the anti-SEU capability of the control flow. Experimental results show that the two-level fault-tolerance mechanism proposed here improves the system's anti-SEU capability without adding additional hardware resources. This method is currently carrying out satellite-borne ground application verification.
[1]
Guo-Ping Liu,et al.
A Survey on Formation Control of Small Satellites
,
2018,
Proceedings of the IEEE.
[2]
G. Gasiot,et al.
Alpha-Induced Multiple Cell Upsets in Standard and Radiation Hardened SRAMs Manufactured in a 65 nm CMOS Technology
,
2006,
IEEE Transactions on Nuclear Science.
[3]
Di Jiang,et al.
Study on FPGA SEU Mitigation for the Readout Electronics of DAMPE BGO Calorimeter in Space
,
2015,
IEEE Transactions on Nuclear Science.
[4]
Eduardo Chielle,et al.
Reliability on ARM Processors Against Soft Errors Through SIHFT Techniques
,
2016,
IEEE Transactions on Nuclear Science.
[5]
Carlos Colodro-Conde,et al.
Design and analysis of efficient synthesis algorithms for EDAC functions in FPGAs
,
2015,
IEEE Transactions on Aerospace and Electronic Systems.