Design and Implementation of a Soft IP Generator for High-Speed Viterbi Decoders
暂无分享,去创建一个
[1] Jr. G. Forney,et al. The viterbi algorithm , 1973 .
[2] Jun-Jin Kong,et al. State parallel Viterbi decoder soft IP and its applications , 2001, Proceedings of IEEE Region 10 International Conference on Electrical and Electronic Technology. TENCON 2001 (Cat. No.01CH37239).
[3] Andrew J. Viterbi,et al. Error bounds for convolutional codes and an asymptotically optimum decoding algorithm , 1967, IEEE Trans. Inf. Theory.
[4] Anuj Batra,et al. A multi-band OFDM system for UWB communication , 2003, IEEE Conference on Ultra Wideband Systems and Technologies, 2003.
[5] R. Krishnamurthy,et al. A 64-state 2GHz 500Mbps 40mW Viterbi accelerator in 90nm CMOS , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).
[6] Tong Zhang,et al. Parallel high-throughput limited search trellis decoder VLSI design , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] Georgios B. Giannakis,et al. Ultra-wideband communications: an idea whose time has come , 2003, 2003 4th IEEE Workshop on Signal Processing Advances in Wireless Communications - SPAWC 2003 (IEEE Cat. No.03EX689).