H.264/AVC Fractional Motion Estimation Engine with Computation Reusing in HDTV1080P Real-Time Encoding Applications

H.264/AVC fractional motion estimation (FME) engine for HDTV1080p is proposed in this paper. In order to provide real-time processing capability with reasonable hardware cost, several techniques have been presented. Firstly, the H.264/AVC is optimized and only 1 reference frame and block modes above 8 × 8 are supported. Therefore, the computation is reduced to 11.4% and the PSNR loss is only 0.1dB. Secondly, the lossless inside-mode and cross-mode reusing techniques are adopted, which can reduce about 65% pixel generation and SATD calculation. Thirdly, the lossless optimized FME scheduling is used to remove the pipeline bubbles between adjacent 1/2-pel and 1/4-pel FME. The proposed FME engine is realized with TSMC 0.18¿m 1P6M CMOS technology and costs 203.2K gates and 52.8KB SRAM. Under 200MHz frequency, the proposed FME engine can real-time encode HDTV1080p at 30fps with 236mW power cost.

[1]  Yang Song,et al.  A 1.41W H.264/AVC Real-Time Encoder SOC for HDTV1080P , 2007, 2007 IEEE Symposium on VLSI Circuits.

[2]  Liang-Gee Chen,et al.  Analysis and architecture design of variable block-size motion estimation for H.264/AVC , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Bernd Girod,et al.  The Efficiency of Motion-Compensating Prediction for Hybrid Coding of Video Sequences , 1987, IEEE J. Sel. Areas Commun..

[4]  Ming Shao,et al.  Lossless VLSI Oriented Full Computation Reusing Algorithm for H.264/AVC Fractional Motion Estimation , 2007, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[5]  Liang-Gee Chen,et al.  Low Power Entropy Coding Hardware Design for H.264/AVC Baseline Profile Encoder , 2006, 2006 IEEE International Conference on Multimedia and Expo.

[6]  Bernd Girod,et al.  Efficiency analysis of multihypothesis motion-compensated prediction for video coding , 2000, IEEE Trans. Image Process..

[7]  Liang-Gee Chen,et al.  Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[8]  Liang-Gee Chen,et al.  Hardware architecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T H.264 , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[9]  Goto Satoshi,et al.  261MHz Parallel Tree Architecture for Full Search Variable Block Size Motion Estimation in H.264/AVC , 2006 .

[10]  Liang-Gee Chen,et al.  Fully utilized and reusable architecture for fractional motion estimation of H.264/AVC , 2004, 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing.