Design and Comparison of High Speed Radix-8 and Radix-16 Booth’s Multipliers

Multiplier is one of the hardware block which generally occupies a significant chip area and is required to be minimized which will be fruitful to number of applications in which multiplier blocks constitute an important unit such as digital signal processing (DSP) systems or computational techniques. Battery operated systems require low power devices to be implemented which can be minimized if the hardware required for the device is reduced logically. This paper focuses the DSP applications in which multiplier is significantly used and proposes a technique that helps in reducing the hardware as well as delay leading to the rise in performance of the system thus helping in increasing the operation frequency by a significant value. A 16-bit multiplier has been designed using a radix-8 and radix-16 Booth’s multiplication that reduces number of partial products. General Terms Algorithm, Multiplier, DSP Application, Xilinx

[1]  Ieee Circuits,et al.  IEEE Transactions on Very Large Scale Integration (VLSI) Systems , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Minu Thomas.  Design and Simulation of Radix-8 Booth Encoder Multiplier for Signed and Unsigned Numbers , 2014 .

[3]  Sunil Kuntawar,et al.  Fast Radix-10 Multiplication Using Binary Input and Convert into Decimal Codes , 2017 .

[4]  Z. Sauli,et al.  An efficient Modified Booth multiplier architecture , 2008, 2008 International Conference on Electronic Design.

[5]  E. K. Laya Surendran,et al.  Implementation of fast multiplier using modified Radix-4 booth algorithm with redundant binary adder for low energy applications , 2014, 2014 First International Conference on Computational Systems and Communications (ICCSC).

[6]  Earl E. Swartzlander,et al.  Modified Booth algorithm for high radix multiplication , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[7]  Chandrashekhar T. Kukade,et al.  A Novel Parallel Multiplier for 2's Complement Numbers Using Booth's Recoding Algorithm , 2014, 2014 International Conference on Electronic Systems, Signal Processing and Computing Technologies.

[8]  Radix-2 Vs Radix-4 High Speed Multiplier , 2015 .

[9]  Lo Hai Hiung,et al.  Performance comparison review of Radix-based multiplier designs , 2012, 2012 4th International Conference on Intelligent and Advanced Systems (ICIAS2012).

[10]  Na Tang Na Tang,et al.  A high-performance 32-bit parallel multiplier using modified Booth's algorithm and sign-deduction algorithm , 2003, ASIC, 2003. Proceedings. 5th International Conference on.

[11]  Zhao Juan,et al.  High-speed Parallel 32×32-b Multiplier Using a Radix-16 Booth Encoder , 2009, 2009 Third International Symposium on Intelligent Information Technology Application Workshops.