Design and analysis of low noise amplifier at 60 GHz using active feedback and current re-use topologies

The design and analysis of low power, low noise amplifier (LNA) using active feedback and current re-use topologies at 60 GHz have been attempted in this paper. A single stage, basic cascode LNA is designed and its small signal gain is analyzed. To improve small signal gain, simple active transistor feedback and cascode feedback structures are designed and added to the basic LNA. In addition to this, current re-use inductor is designed and added to the cascode amplifier which is intended to give low power and low noise figure. Small signal analysis of simple active transistor feedback and current re-use inductor has been presented. The results of three LNAs included with simple active transistor feedback, cascode feedback and current re-use inductor are analyzed. It is observed that the gain increases approximately by 21.4 %, 35.76 % and 50.1 % for LNA circuits with active transistor feedback, cascode feedback and current re-use topologies respectively when compared to basic cascode LNA. Noise figures of the above mentioned topologies are observed to be 1.1 dB, 1.15 dB and 46.1e-03 dB respectively and found to be promising when compared to basic structure which gives 1.87 dB. Power consumption of the above mentioned circuits are nearly equal to 7.14 mW.

[1]  Liang-Hung Lu,et al.  A 40-GHz Low-Noise Amplifier With a Positive-Feedback Network in 0.18-$\mu{\hbox{m}}$ CMOS , 2009, IEEE Transactions on Microwave Theory and Techniques.

[2]  C. Inui,et al.  60GHz CMOS Current-Reuse Cascade Amplifier , 2007, 2007 Asia-Pacific Microwave Conference.

[3]  Huei Wang,et al.  Millimeter-Wave Low Power and Miniature CMOS Multicascode Low-Noise Amplifiers with Noise Reduction Topology , 2009, IEEE Transactions on Microwave Theory and Techniques.

[4]  Tzuen-Hsi Huang,et al.  Low-Power, High-Gain V-Band CMOS Low Noise Amplifier for Microwave Radiometer Applications , 2011, IEEE Microwave and Wireless Components Letters.

[5]  Chun-Yu Lin,et al.  Design of Compact ESD Protection Circuit for V-Band RF Applications in a 65-nm CMOS Technology , 2012, IEEE Transactions on Device and Materials Reliability.

[6]  Guo-Wei Huang,et al.  60GHz high-gain low-noise amplifiers with a common-gate inductive feedback in 65nm CMOS , 2011, 2011 IEEE Radio Frequency Integrated Circuits Symposium.

[7]  Tony S. H. Lee,et al.  The design of cmos radio-frequency integrated circuits"cambridge university press , 1998 .

[8]  K. Soumyanath,et al.  A 64 GHz LNA With 15.5 dB Gain and 6.5 dB NF in 90 nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[9]  Liang-Hung Lu,et al.  Design of Ultra-Low-Voltage RF Frontends With Complementary Current-Reused Architectures , 2007, IEEE Transactions on Microwave Theory and Techniques.

[10]  Kevin W. Kobayashi,et al.  An 8-W 250-MHz to 3-GHz Decade-Bandwidth Low-Noise GaN MMIC Feedback Amplifier With > +51-dBm OIP3 , 2012, IEEE Journal of Solid-State Circuits.

[11]  L. Fanucci,et al.  60-GHz single-chip integrated antenna and Low Noise Amplifier in 65-nm CMOS SOI technology for short-range wireless Gbits/s applications , 2011, 2011 International Conference on Applied Electronics.

[12]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[13]  F. Ndagijimana,et al.  Low noise amplifier design in 90nm CMOS technology for near millimetre wave band applications , 2009, 2009 First Conference on Millimeter-Wave and Terahertz Technologies (MMWaTT).

[14]  Hen-Wai Tsao,et al.  Ultra-Low-Power Cascaded CMOS LNA With Positive Feedback and Bias Optimization , 2013, IEEE Transactions on Microwave Theory and Techniques.