Muller C-element based Decoder (MCD): A decoder against transient faults

This work extends the analysis and application of a digital error correction method called Muller C-element Decoding (MCD), which has been proposed for fault masking in logic circuits comprised of unreliable elements. The proposed technique employs cascaded Muller C-elements and XOR gates to achieve efficient error-correction in the presence of internal upsets. The error-correction analysis of MCD architecture and the investigation of C-element's robustness are first introduced. We demonstrate that the MCD is able to produce error-correction benefit in a high error-rate of internal faults. Significantly, for a (3,6) short-length Low Density Parity Check (LDPC) code, when the decoding process is internally error-free the MCD achieves also a gain in terms of decoding performance by comparison to the well-known Gallager Bit-Flipping method. We further consider application of MCD to a general-purpose fault-tolerant model, coded Dual Modular Redundancy (cDMR), which offers low-redundancy error-resilience for contemporary logic systems as well as future nanoeletronic architectures.

[1]  Yi Luo,et al.  An Error Correction Method for Binary and Multiple-Valued Logic , 2011, 2011 41st IEEE International Symposium on Multiple-Valued Logic.

[2]  Naresh R. Shanbhag,et al.  Energy-efficient soft error-tolerant digital signal processing , 2003, The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003.

[3]  Christophe Jégo,et al.  An LDPC decoding method for fault-tolerant digital logic , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[4]  Brendan J. Frey,et al.  Factor graphs and the sum-product algorithm , 2001, IEEE Trans. Inf. Theory.

[5]  Subhasish Mitra,et al.  ERSA: Error Resilient System Architecture for probabilistic applications , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[6]  Christophe Jégo,et al.  A new single-error correction scheme based on self-diagnosis residue number arithmetic , 2010, 2010 Conference on Design and Architectures for Signal and Image Processing (DASIP).

[7]  Ramesh Karri,et al.  Logic Mapping in Crossbar-Based Nanoarchitectures , 2009, IEEE Design & Test of Computers.

[8]  R. Baumann Soft errors in advanced semiconductor devices-part I: the three radiation sources , 2001 .

[9]  F.L. Kastensmidt,et al.  Tbulk-BICS: A Built-In Current Sensor Robust to Process and Temperature Variations for Soft Error Detection , 2008, IEEE Transactions on Nuclear Science.

[10]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[11]  Chris Winstead,et al.  A Probabilistic LDPC-Coded Fault Compensation Technique for Reliable Nanoscale Computing , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Rüdiger L. Urbanke,et al.  The capacity of low-density parity-check codes under message-passing decoding , 2001, IEEE Trans. Inf. Theory.

[13]  X. Jin Factor graphs and the Sum-Product Algorithm , 2002 .

[14]  Christophe Jégo,et al.  A space-time redundancy technique for embedded stochastic error correction , 2012, 2012 7th International Symposium on Turbo Codes and Iterative Information Processing (ISTC).

[15]  Naresh R. Shanbhag,et al.  Energy-efficient soft error-tolerant digital signal processing , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Lara Dolecek,et al.  Optimal Design of a Gallager B Noisy Decoder for Irregular LDPC Codes , 2012, IEEE Communications Letters.