Finite element modeling of CSP package subjected to board level drop test

In the present study, finite element simulations are carried out to investigate the ball grid array (BGA) chip-scale package (CSP) subjected to board level drop impact loading. Firstly, a detail 3D model is built which includes the detailed pad geometry, exact shape of solder balls and local structures around the solder balls. The detail 3D model is used to investigate the critical failure location and components. Secondly, a corresponding simplified model is developed for the CSP package to simulate the global response and local effects of the system. Good agreements for the two models are demonstrated. Furthermore, a simulation methodology and strategy for CSP package is suggested by comparing and analyzing the simulation results for the two different models. The simplified model and simulation methodology are used for further investigations to reveal the critical chip location on a given PCB undergoing drop impact test.

[1]  Vincent B. C. Tan,et al.  Mechanical response of PCBs in portable electronic products during drop impact , 2002, 4th Electronics Packaging Technology Conference, 2002..

[2]  H.L.J. Pang,et al.  Modeling and simulation of printed circuit board drop test , 2003, Proceedings of the 5th Electronics Packaging Technology Conference (EPTC 2003).

[3]  V.P.W. Shim,et al.  Numerical simulation of the drop impact response of a portable electronic product , 2002 .

[4]  Xiaowu Zhang,et al.  Board level solder joint failures by static and dynamic loads , 2003, Proceedings of the 5th Electronics Packaging Technology Conference (EPTC 2003).

[5]  Chwee Teck Lim,et al.  Drop impact survey of portable electronic products , 2003, 53rd Electronic Components and Technology Conference, 2003. Proceedings..

[6]  Z. Zhong,et al.  Board level drop test and simulation of TFBGA packages for telecommunication applications , 2003, 53rd Electronic Components and Technology Conference, 2003. Proceedings..