Synonym hit RAM - a 500-MHz CMOS SRAM macro with 576-bit parallel comparison and parity check functions

A 1.5-ns-access 500-MHz synonym hit RAM has been developed using 0.25-/spl mu/m CMOS technology, which is the macro-cell to be used in microprocessor chips. We have proposed a virtual cache system with a synonym hit RAM, which achieves both high speed and large capacity because it solves the synonym problem that occurs with large-capacity cache systems. In this system, the RAM macro needs 576-bit parallel comparison and parity check functions. The configuration used achieves testability and low-power dissipation of large 576-bit data output. Moreover, the dynamic-NOR with a dynamic-inverter and sense-amplifier activation pulse generator are essential for reducing the comparison delay.

[1]  K. Nakamura,et al.  A 500 MHz 4 Mb CMOS pipeline-burst cache SRAM with point-to-point noise reduction coding I/O , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[2]  J. Covino,et al.  A 2 ns zero wait state, 32 kB semi-associative L1 cache , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[3]  Yong-Gee Ng,et al.  A 4.5 Megabit, 560MHz, 4.5 Gbyte/s High Bandwidth SRAM , 1997, Symposium 1997 on VLSI Circuits.

[4]  Y. Maki,et al.  A 3.6 mW 1.4 V SRAM with non-boosted, vertical bipolar bitline contact memory cell , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[5]  J. Conner,et al.  A 350 MHz 3.3 V 4 Mb SRAM fabricated in a 0.3 /spl mu/m CMOS process , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[6]  T.H. Lee,et al.  A 600 MHz superscalar RISC microprocessor with out-of-order execution , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[7]  K. Dosaka,et al.  A 90 MHz 16 Mbit system integrated memory with direct interface to CPU , 1995 .

[8]  K. Yamaguchi,et al.  A pair of bipolar memory LSI chips for mainframe computers , 1979, IEEE Journal of Solid-State Circuits.

[9]  S.-C. Kim,et al.  A 833 Mb/s 2.5 V 4 Mb double data rate SRAM , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[10]  K. Yamaguchi,et al.  A 0.9-ns-access, 700-MHz SRAM macro using a configurable organization technique with an automatic timing adjuster , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[11]  R. Allmon,et al.  A 300 MHz 64 b quad-issue CMOS RISC microprocessor , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[12]  H. Pilo,et al.  A 300 MHz, 3.3 V 1 Mb SRAM fabricated in a 0.5 /spl mu/m CMOS process , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[13]  K. Ishibashi,et al.  A 6-ns 4-mb Cmos Sram With Offset-voltage-insensitive Current Sense Amplifiers , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[14]  T. Izawa,et al.  A 1 V 0.9 mW at 100 MHz 2 k/spl times/16 b SRAM utilizing a half-swing pulsed-decoder and write-bus architecture in 0.25 /spl mu/m dual-Vt CMOS , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[15]  Toshiaki Yamanaka,et al.  A 300 MHz 4-Mb wave-pipeline CMOS SRAM using a multi-phase PLL , 1995 .

[16]  U. Bakhru,et al.  A 2 ns access, 500 MHz 288 Kb SRAM macro , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[17]  Masayoshi Sasaki,et al.  A 9 ns 16 Mb CMOS SRAM with offset reduced current sense amplifier , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[18]  Ching-Te Chuang,et al.  A 400 MHz S/390 microprocessor , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[19]  K. Dosaka,et al.  A 90 MHz 16 Mbit system integrated memory with direct interface to CPU , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[20]  Y. Fujimura,et al.  Synonym hit RAM; a 500 MHz 1.5 ns CMOS SRAM macro with 576 b parallel comparison and parity check functions , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[21]  Chin-Cheng Kau,et al.  A 133 MHz 64 b four-issue CMOS microprocessor , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[22]  Joseph Ku,et al.  A 2.25 gbytes/s 1 Mbit smart cache SRAM , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[23]  T. Izawa,et al.  A 500 MHz 288 kb CMOS SRAM macro for on-chip cache , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[24]  B. Bateman,et al.  A 450 MHz 512 kB second-level cache with a 3.6 GB/s data bandwidth , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[25]  Y. Maki,et al.  A 5-MHz, 3.6-mW, 1.4-V SRAM with nonboosted, vertical bipolar bit-line contact memory cell , 1998 .

[26]  Marc Tremblay,et al.  A 64-b microprocessor with multimedia support , 1995 .

[27]  M. Usami,et al.  A 1.8 ns access, 550 MHz 4.5 Mb CMOS SRAM , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).