A circuit technology for high-speed battery-operated 16-Mb CMOS DRAM's

A battery-operated 16-Mb CMOS DRAM with address multiplexing has been developed by using an existing 0.5- mu m CMOS technology. It can access data in 36 ns when powered from a 1.8-V battery-source, and 20 ns at 3.3 V. However, this device requires a mere 57 mA of operating current for an 80-ns cycle time and only 5 mu A of standby current at 3.3 V. To achieve both high-speed and low-power operation, the following four circuit techniques have been developed: 1) a parallel column access redundancy (PCAR) scheme coupled with a current sensing address comparator (CSAC), 2) an N&PMOS cross-coupled read-bus-amplifier (NPCA), 3) a gate isolated sense amplifier (GISA) with low V/sub T/, and 4) a layout that minimizes the length of the signal path by employing the lead on chip (LOC) assembly technique. >

[1]  Richard C. Jaeger,et al.  A high-speed sensing scheme for 1T dynamic RAMs utilizing the clamped bit-line sense amplifier , 1992 .

[2]  Eiji Takeda,et al.  An experimental 1.5-V 64-Mb DRAM , 1991 .

[3]  Hiroyuki Yamauchi,et al.  A circuit design to suppress asymmetrical characteristics in high-density DRAM sense amplifiers , 1990 .

[4]  Masaru Sasago,et al.  A 64-Mb DRAM with meshed power line , 1991 .

[5]  Soo-In Cho,et al.  Variable V/sub cc/ design techniques for battery operated DRAMs , 1992, 1992 Symposium on VLSI Circuits Digest of Technical Papers.

[6]  Kiyoo Itoh,et al.  A 1.5 V DRAM for battery-based applications , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[7]  Hiroyuki Yamauchi,et al.  A 20 ns battery-operated 16 Mb CMOS DRAM , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.