A circuit technology for high-speed battery-operated 16-Mb CMOS DRAM's
暂无分享,去创建一个
Hiroyuki Yamauchi | Toshiaki Tsuji | Toru Iwata | Akihiro Sawada | Masanori Fukumoto | K. Sawada | Michihiro Inoue | T. Ohnishi | T. Suzuki | Masashi Agata | Y. Odake | T. Taniguchi | T. Fijita | K. Sawada | Y. Odake | M. Fukumoto | T. Ohnishi | H. Yamauchi | M. Inoue | T. Fijita | M. Agata | T. Iwata | T. Suzuki | A. Sawada | T. Tsuji | T. Taniguchi
[1] Richard C. Jaeger,et al. A high-speed sensing scheme for 1T dynamic RAMs utilizing the clamped bit-line sense amplifier , 1992 .
[2] Eiji Takeda,et al. An experimental 1.5-V 64-Mb DRAM , 1991 .
[3] Hiroyuki Yamauchi,et al. A circuit design to suppress asymmetrical characteristics in high-density DRAM sense amplifiers , 1990 .
[4] Masaru Sasago,et al. A 64-Mb DRAM with meshed power line , 1991 .
[5] Soo-In Cho,et al. Variable V/sub cc/ design techniques for battery operated DRAMs , 1992, 1992 Symposium on VLSI Circuits Digest of Technical Papers.
[6] Kiyoo Itoh,et al. A 1.5 V DRAM for battery-based applications , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.
[7] Hiroyuki Yamauchi,et al. A 20 ns battery-operated 16 Mb CMOS DRAM , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.