A model too hot to handle? [MOSFET model]

The physics/process-based UFPDB compact model, unified for PDSOI and bulk-Si MOSFETs, has been overviewed. Its truly physical nature was exemplified, and the afforded straightforward evaluation of its single small set of parameters, based on device structure, was discussed. Its predictive capability was demonstrated for devices and circuits, the latter via UFPDB/Spice3 ring-oscillator simulations that benchmarked scaled PDSOI and bulk-Si CMOS technologies, projecting a sustained performance advantage for the former as the devices are scaled to their limit near L/sub gate/=60 nm. Based on the author's development and applications of UFPDB, it is strongly believed that this truly physics-based compact MOSFET model can and should replace the empirical standard, for PDSOI and bulk-Si CMOS at present, and perhaps in the future for fully depleted SOI and double-gate devices.

[1]  M. M. Pelella,et al.  Physical modeling of temperature dependences of SOI CMOS devices and circuits including self-heating , 1998 .

[2]  S. Krishnan,et al.  Scalable PD/SOI CMOS with floating bodies , 1998, IEEE Electron Device Letters.

[3]  J. Kavalieros,et al.  A 50 nm depleted-substrate CMOS transistor (DST) , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[4]  S.K.H. Fung,et al.  A partially-depleted SOI compact model - formulation and parameter extraction , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[5]  J. G. Fossum,et al.  Grasping SOI floating-body effects , 1998 .

[6]  M. Lundstrom.  On the mobility versus drain current relation for a nanoscale MOSFET , 2001, IEEE Electron Device Letters.

[7]  J. Fossum,et al.  On the performance advantage of PD/SOI CMOS with floating bodies , 2002 .

[8]  J. G. Fossum,et al.  Physical noise modeling of SOI MOSFETs with analysis of the Lorentzian component in the low-frequency noise spectrum , 2000 .

[9]  S. Krishnan,et al.  Low-voltage transient bipolar effect induced by dynamic floating-body charging in scaled PD/SOI MOSFETs , 1996, IEEE Electron Device Letters.

[10]  Bin Liu,et al.  Physical compact modeling and analysis of velocity overshoot in extremely scaled CMOS devices and circuits , 2001 .

[11]  Shaofeng Yu,et al.  Scalability revisited: 100 nm PD-SOI transistors and implications for 50 nm devices , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[12]  Jerry G. Fossum,et al.  Compact non-local modeling of impact ionization in SOI MOSFETs for optimal CMOS device/circuit design , 1996 .

[13]  D. Foty.  MOSFET modeling for circuit simulation , 1998 .

[14]  Jerry G. Fossum,et al.  A physical charge-based model for non-fully depleted SOI MOSFET's and its use in assessing floating-body effects in SOI CMOS circuits , 1995 .

[15]  J. Treichler,et al.  Triple-self-aligned, planar double-gate MOSFETs: devices and circuits , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).