Process development of multi-layer stacked chip module

In this paper, at first electroplating of copper and tin is optimized to fabricate micro-bump. Chip-to-chip bonding process is developed. Then, a temporary bonding process is developed and verified by experiment. And finally, a process for manufacturing multiple layer stacked chip module is designed and prototype of a 4 layer stacked chip module is fabricated successfully.

[1]  J. Knickerbocker,et al.  A CMOS-compatible process for fabricating electrical through-vias in silicon , 2006, 56th Electronic Components and Technology Conference 2006.

[2]  B. Cho,et al.  Filling of very fine via holes for three dimensional packaging by using ionized metal plasma sputtering and electroplating , 2007 .

[3]  V. Kripesh,et al.  Integration of high aspect ratio tapered silicon via for through-silicon interconnection , 2008, 2008 58th Electronic Components and Technology Conference.

[4]  Katsuyuki Sakuma,et al.  Three-dimensional silicon integration , 2008, IBM J. Res. Dev..

[5]  A. Etcheberry,et al.  An evaluation of electrografted copper seed layers for enhanced metallization of deep TSV structures , 2008, 2008 International Interconnect Technology Conference.

[6]  Rozalia Beica,et al.  Copper electrodeposition for 3D integration , 2008, 2008 Symposium on Design, Test, Integration and Packaging of MEMS/MOEMS.

[7]  C. Truzzi,et al.  Electrografted seed layers for metallization of deep TSV structures , 2009, 2009 59th Electronic Components and Technology Conference.

[8]  John H. Lau,et al.  Evolution and outlook of TSV and 3D IC/Si integration , 2010, 2010 12th Electronics Packaging Technology Conference.