A New Architecture to Cross-Fertilize On-Line and Manufacturing Testing

This paper deals with the on-line test of SoCs including cores equipped with BIST circuitry and IEEE 1500 wrappers. A method is proposed, which exploits an Infrastructure IP named OTC to manage the on-line test, the OTC module activates the test and provides the related results under the software control of the CPU, thus allowing the SoC to autonomously and flexibly support the on-line test, both at startup and during the normal operation phase. The main advantage of the proposed method lies in the fact that the same hardware resources used for manufacturing test can be exploited for on-line test. Experimental results gathered on a case study system show the benefits and costs of the approach.

[1]  Rabi N. Mahapatra,et al.  Robust Concurrent Online Testing of Network-on-Chip-Based SoCs , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  M. Sonza Reorda,et al.  Exploiting an infrastructure IP to reduce memory diagnosis costs in SoCs , 2005, European Test Symposium (ETS'05).

[3]  Paolo Bernardi,et al.  Exploiting an I-IP for in-field SoC test , 2004, 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2004. DFT 2004. Proceedings..

[4]  Matteo Sonza Reorda,et al.  Exploiting embedded FPGA in on-line software-based test strategies for microprocessor cores , 2009, 2009 15th IEEE International On-Line Testing Symposium.

[5]  Paolo Bernardi,et al.  Integrating BIST techniques for on-line SoC testing , 2005, 11th IEEE International On-Line Testing Symposium.