3D placement algorithm considering vertical channels and guided by 2D placement solution
暂无分享,去创建一个
[1] Kaushik Roy,et al. Stochastic interconnect modeling, power trends, and performance characterization of 3-D circuits , 2001 .
[2] Chris C. N. Chu,et al. FastPlace: efficient analytical placement using cell shifting, iterative local refinement,and a hybrid net model , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Anantha Chandrakasan,et al. Design tools for 3-D integrated circuits , 2003, ASP-DAC '03.
[4] Jason Cong,et al. Thermal-driven multilevel routing for 3-D ICs , 2005, Asia and South Pacific Design Automation Conference.
[5] Yangdong Deng,et al. Interconnect characteristics of 2.5-D system integration scheme , 2001, ISPD '01.
[6] Erich Barke,et al. 3-D placement considering vertical interconnects , 2003, IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings..
[7] Andrew B. Kahng,et al. Can recursive bisection alone produce routable, placements? , 2000, Proceedings 37th Design Automation Conference.
[8] Said F. Al-Sarawi,et al. A Review of 3-D Packaging Technology , 1998 .
[9] Yici Cai,et al. A divide-and-conquer 2.5-D floorplanning algorithm based on statistical wirelength estimation , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[10] Igor L. Markov,et al. Consistent placement of macro-blocks using floorplanning and standard-cell placement , 2002, ISPD '02.