Design of 4-disjoint gamma interconnection network layouts and reliability analysis of gamma interconnection Networks

Multistage interconnection networks (MINs) are widely used for reliable data communication in a tightly coupled large-scale multiprocessor system. High reliability of MINs can be achieved using fault tolerance techniques. The fault tolerance is generally achieved by disjoint paths available through multiple connectivity options. The gamma interconnection network (GIN) is a class of fault tolerant MINs providing alternate paths for source–destination node pairs. Various 2-disjoint and 3-disjoint GIN architectures have been presented in the literature. In this paper, two new designs of 4-disjoint paths multistage interconnection networks, called 4-disjoint gamma interconnection networks (4DGIN-1 and 4DGIN-2) are proposed. The proposed 4DGINs provide four disjoint paths for each source–destination pair and can tolerate three switches/link failures in intermediate interconnection layers. Proposed designs are highly reliable GIN with higher fault-tolerant capability than other gamma networks at low cost. Terminal pair reliabilities of proposed designs and various other 2-disjoint and 3-disjoint GINs are evaluated, analyzed and compared. Reliability values of proposed designs are found higher.

[1]  Nasser Fard,et al.  Terminal reliability assessment of gamma and extra-stage gamma networks , 2012 .

[2]  G. Jack Lipovski,et al.  Banyan networks for partitioning multiprocessor systems , 1973, ISCA '73.

[3]  Rinkle Rani Aggarwal,et al.  Design and Performance Evaluation of a New Irregular Fault- Tolerant Multistage Interconnection Network , 2012 .

[4]  Chung-Ping Chung,et al.  3-Disjoint gamma interconnection networks , 2003, J. Syst. Softw..

[5]  Nitin,et al.  3D-CGIN: A 3 Disjoint Paths CGIN with Alternate Source , 2011, ACC.

[6]  Cauligi S. Raghavendra,et al.  The Gamma Network , 1984, IEEE Transactions on Computers.

[7]  Janak H. Patel.  Performance of Processor-Memory Interconnections for Multiprocessors , 1981, IEEE Transactions on Computers.

[8]  Sudhakar M. Reddy,et al.  Augmented Shuffle-Exchange Multistage Interconnection Networks , 1987, Computer.

[9]  Seung-Woo Seo,et al.  The Composite Banyan Network , 1995, IEEE Trans. Parallel Distributed Syst..

[10]  Charles Clos,et al.  A study of non-blocking switching networks , 1953 .

[11]  Duncan H. Lawrie,et al.  Access and Alignment of Data in an Array Processor , 1975, IEEE Transactions on Computers.

[12]  Marshall C. Pease,et al.  The Indirect Binary n-Cube Microprocessor Array , 1977, IEEE Transactions on Computers.

[13]  Sartaj Sahni,et al.  A Self-Routing Benes Network and Parallel Permutation Algorithms , 1981, IEEE Transactions on Computers.

[14]  Kyungsook Y. Lee,et al.  The PM22I Interconnection Network , 1989, IEEE Trans. Computers.

[15]  Jyotsna Sengupta,et al.  Permutation and reliability measures of regular and irregular MINs , 2000, 2000 TENCON Proceedings. Intelligent Systems and Technologies for the New Millennium (Cat. No.00CH37119).

[16]  Kyungsook Y. Lee,et al.  The B-Network: A Multistage Interconnection Network with Backward Links , 1990, IEEE Trans. Computers.

[17]  Hamid R. Arabnia,et al.  The REFINE Multiprocessor - Theoretical Properties and Algorithms , 1995, Parallel Comput..

[18]  Chung-Ping Chung,et al.  Fault-tolerant gamma interconnection network without backtracking , 2001, J. Syst. Softw..

[19]  K. Misra,et al.  AN EFFICIENT MULTI-VARIABLE INVERSION ALGORITHM FOR RELIABILITY EVALUATION OF COMPLEX SYSTEMS USING PATH SETS , 2002 .

[20]  Kyungsook Y. Lee,et al.  The extra stage gamma network , 1986, ISCA '86.

[21]  Po-Jen Chuang.  Creating A Highly Reliable Modified Gamma Interconnection Network Using A Balance Approach , 1995, Parallel and Distributed Computing and Systems.

[22]  Robert J. McMillen,et al.  Performance and fault tolerance improvements in the Inverse Augmented Data Manipulator network , 1982, ISCA '82.

[23]  H.T. Mouftah,et al.  Balanced gamma network-a new candidate for broadband packet switch architectures , 1992, [Proceedings] IEEE INFOCOM '92: The Conference on Computer Communications.

[24]  Howard Jay Siegel,et al.  Many SIMD interconnection networks have been proposed . To put the different approaches into perspective , this analysis compares a number of single-and multistage networks , 2022 .

[25]  Chung-Ping Chung,et al.  Designing A Disjoint Paths Interconnection Network with Fault Tolerance and Collision Solving , 2005, The Journal of Supercomputing.

[26]  Janak H. Patel,et al.  Processor-memory interconnections for multiprocessors , 1979, ISCA '79.

[27]  Po-Jen Chuang.  CGIN: a modified Gamma interconnection network with multiple disjoint paths , 1994, Proceedings of 1994 International Conference on Parallel and Distributed Systems.

[28]  Tien-Fu Chen,et al.  Fault-tolerant gamma interconnection networks by chaining , 2000 .

[29]  TOMAS LANG,et al.  A Shuffle-Exchange Network with Simplified Control , 1976, IEEE Transactions on Computers.

[30]  Po-Jen Chuang.  CGIN: A Fault Tolerant Modified Gamma Interconnection Network , 1996, IEEE Trans. Parallel Distributed Syst..