An Alternative Logic Approach to Implement High-Speed Low-Power Full Adder Cells

This paper presents a high-speed low-power 1-bit full adder cell designed upon an alternative logic structure to derive the SUM and CARRY outputs. Hspice and Nanosim simulations show that this full adder cell designed using a 0.35¿m CMOS technology and supplied with 3.3V, exhibits delay and power dissipation around 720ps and 840¿W, respectively. These features reflect an overall improvement of 30% in the power-delay metric, when compared with the performance of other realizations recently published as well featured cells for low-power applications.

[1]  M.A. Bayoumi,et al.  A structured approach for designing low power adders , 1997, Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136).

[2]  A. Elchouemi,et al.  An efficient low power basic cell for adders , 1995, 38th Midwest Symposium on Circuits and Systems. Proceedings.

[3]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[4]  A. Guyot,et al.  Low power CMOS digital design , 1998, Proceedings of the Tenth International Conference on Microelectronics (Cat. No.98EX186).

[5]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[6]  Magdy A. Bayoumi,et al.  Performance evaluation of 1-bit CMOS adder cells , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[7]  Hwang-Cherng Chow,et al.  A new low-voltage CMOS 1-bit full adder for high performance applications , 2002, Proceedings. IEEE Asia-Pacific Conference on ASIC,.

[8]  Yingtao Jiang,et al.  Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates , 2002 .

[9]  Magdy A. Bayoumi,et al.  A 10-transistor low-power high-speed full adder cell , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[10]  Kazuo Yano,et al.  A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .

[11]  M. A. Bayoumi,et al.  A novel low-power building block CMOS cell for adders , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[12]  David L. Pulfrey,et al.  A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logic , 1987 .

[13]  B. Alhalabi,et al.  A novel low power multiplexer-based full adder cell , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[14]  D. Radhakrishnan,et al.  Low-voltage low-power CMOS full adder , 2001 .

[15]  Magdy A. Bayoumi,et al.  A low power 10-transistor full adder cell for embedded architectures , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[16]  E. Abu-Shama,et al.  A new cell for low power adders , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[17]  Haomin Wu,et al.  A new design of the CMOS full adder , 1992 .

[18]  C. K. Ng,et al.  High performance low power low voltage adder , 1997 .