On n-detection test sets and variable n-detection test sets for transition faults

We study the effectiveness of n-detection test sets based on transition faults in detecting defects that affect the timing behavior of a circuit. We use path delay faults as surrogates for unmodeled defects, and show that the path delay fault coverage achieved by an n-detection transition fault test set increases significantly as n is increased. We also introduce a method to reduce the number of tests included in an n-detection test set by using different values of n for different faults based on their potential effect on the defect coverage. The resulting test sets are referred to as variable n-detection test sets.

[1]  Irith Pomeranz,et al.  On the effects of test compaction on defect coverage , 1996, Proceedings of 14th VLSI Test Symposium.

[2]  Irith Pomeranz,et al.  Design-for-Testability for Path Delay Faults in Large Combinational Circuits Using Test-Points , 1994, 31st Design Automation Conference.

[3]  T.W. Williams,et al.  AN ENHANCEMENT TO LSSD AND SOME APPLICATIONS OF LSSD IN RELIABILITY, AVAILABILITY, AND SERVICEABILIT , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing, 1995, ' Highlights from Twenty-Five Years'..

[4]  Slawomir Pilarski,et al.  Non-Robust versus Robust , 1995 .

[5]  Slawomir Pilarski,et al.  Quality considerations in delay fault testing , 1995, Proceedings of EURO-DAC. European Design Automation Conference.

[6]  M. Ray Mercer,et al.  On the decline of testing efficiency as fault coverage approaches 100% , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[7]  M. Ray Mercer,et al.  REDO-random excitation and deterministic observation-first commercial experiment , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[8]  Irith Pomeranz,et al.  EXOP (Extended Operation): A new logical fault model for digital circuits , 1993, FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing.

[9]  Sudhakar M. Reddy,et al.  Design of robustly testable combinational logic circuits , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Andrzej J. Strojwas,et al.  A diagnosability metric for parametric path delay faults , 1996, Proceedings of 14th VLSI Test Symposium.

[11]  Edward J. McCluskey,et al.  Analysis of pattern-dependent and timing-dependent failures in an experimental test chip , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[12]  Edward J. McCluskey,et al.  An experimental chip to evaluate test techniques experiment results , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[13]  Dong Sam Ha,et al.  SOPRANO: an efficient automatic test pattern generator for stuck-open faults in CMOS combinational circuits , 1991, DAC '90.

[14]  Eric Lindbloom,et al.  Transition Fault Simulation , 1987, IEEE Design & Test of Computers.

[15]  Slawomir Pilarski,et al.  Non-robust versus robust [test generation] , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[16]  Andrzej J. Strojwas,et al.  Test vector generation for parametric path delay faults , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[17]  Barry K. Rosen,et al.  Comparison of AC Self-Testing Procedures , 1983, ITC.

[18]  S. S. Ravi,et al.  Computing optimal test sequences from complete test sets for stuck-open faults in CMOS circuits , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[19]  Jacob Savir,et al.  AT-SPEED TEST IS NOT NECESSARILY AN AC TEST , 1991, 1991, Proceedings. International Test Conference.

[20]  Edward J. McCluskey,et al.  Three-pattern tests for delay faults , 1994, Proceedings of IEEE VLSI Test Symposium.