The effect of power supply noise on ring oscillator phase noise

Low phase noise monolithic oscillators are in high demand in this age of wireless communications. Although LC oscillators generally have better phase noise performance, there is motivation to design ring oscillators with comparable phase noise compared to LC oscillators. The advantages of ring oscillators include significantly less die area and generally wider tuning range. Ring oscillator phase noise analysis and simulation, however, often ignore power supply noise, which is a major and possibly dominant contributor of phase noise. This paper presents a method of determining a given oscillator's sensitivity to both intrinsic and power supply noise sources and provides a means for comparing different oscillator architectures based on this information.

[1]  Behzad Razavi,et al.  A study of oscillator jitter due to supply and substrate noise , 1999 .

[2]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[3]  Ali Hajimiri,et al.  A general theory of phase noise in electrical oscillators , 1998 .

[4]  Ramesh Harjani,et al.  Design of low-phase-noise CMOS ring oscillators , 2002 .

[5]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[6]  Beomsup Kim,et al.  A low-noise fast-lock phase-locked loop with adaptive bandwidth control , 2000, IEEE Journal of Solid-State Circuits.

[7]  B. Razavi.  LowJitter ProcessIndependent DLL and PLL Based on SelfBiased Techniques , 2003 .

[8]  Thomas H. Lee,et al.  A 1.4-GHz 3-mW CMOS LC low phase noise VCO using tapped bond wire inductances , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).