Low-power data-dependent 8/spl times/8 DCT/IDCT for video compression

Traditional fast discrete cosine transform (DCT)/inverse DCT (IDCT) algorithms have focused on reducing arithmetic complexity and have fixed run-time complexities regardless of the input. Recently, data-dependent signal processing has been applied to the DCT/IDCT. These algorithms have variable run-time complexities. A two-dimensional 8 x 8 low-power DCT/IDCT design is implemented using VHDL by applying the data-dependent signal processing concept onto the traditional fixed-complexity fast DCT/IDCT algorithm. To reduce power, the design is based on Loeffler's fast algorithm, which uses a low number of multiplications. On top of that, zero bypassing, data segmentation, input truncation and hardwired canonical sign-digit (CSD) multipliers are used to reduce the run-time computation, hence reducing the switching activities and the power. When synthesised using CMC 0.18-μm 1.6V CMOSP technology, the proposed FDCT/IDCT design consumes 8.94/9.54 mW, respectively, with a clock frequency of 40 MHz and a processing rate of 320 M sample/s. This design features lower dynamic power consumption per sample, i.e. it is more power-efficient than other previously reported high-performance FDCT/IDCT designs.

[1]  Anantha P. Chandrakasan,et al.  A low-power IDCT macrocell for MPEG2 MP@ML exploiting data distribution properties for minimal activity , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[2]  P. Yip,et al.  Discrete Cosine Transform: Algorithms, Advantages, Applications , 1990 .

[3]  Lee-Sup Kim,et al.  200 MHz video compression macrocells using low-swing differential logic , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[4]  M. Vetterli,et al.  Simple FFT and DCT algorithms with reduced number of operations , 1984 .

[5]  Anantha P. Chandrakasan,et al.  A low-power IDCT macrocell for MPEG-2 MP@ML exploiting data distribution properties for minimal activity , 1999 .

[6]  Chao-Ho Chen,et al.  A cost-effective 8×8 2-D IDCT core processor with folded architecture , 1999, IEEE Trans. Consumer Electron..

[7]  Alan N. Willson,et al.  A 100 MHz 2-D 8×8 DCT/IDCT processor for HDTV applications , 1995, IEEE Trans. Circuits Syst. Video Technol..

[8]  Marios C. Papaefthymiou,et al.  Precomputation-based sequential logic optimization for low power , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Lee-Sup Kim,et al.  A 200 MHz 13 mm/sup 2/ 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme , 1994 .

[10]  Wen-Hsiung Chen,et al.  A Fast Computational Algorithm for the Discrete Cosine Transform , 1977, IEEE Trans. Commun..

[11]  Weiping Li,et al.  DCT/IDCT processor design for high data rate image coding , 1992, IEEE Trans. Circuits Syst. Video Technol..

[12]  Mohamed I. Elmasry,et al.  Low-power implementation of discrete cosine transform , 1996, Proceedings of the Sixth Great Lakes Symposium on VLSI.

[13]  K.K. Parhi,et al.  Power comparison of flow-graph and distributed arithmetic based DCT architectures , 1998, Conference Record of Thirty-Second Asilomar Conference on Signals, Systems and Computers (Cat. No.98CH36284).

[14]  Zhongde Wang.  Fast algorithms for the discrete W transform and for the discrete Fourier transform , 1984 .

[15]  Kai Hwang,et al.  Computer arithmetic: Principles, architecture, and design , 1979 .

[16]  Jinn-Nang Kao,et al.  A 0.8 /spl mu/ 100-MHz 2-D DCT core processor , 1994 .

[17]  T. Xanthopoulos,et al.  A low-power DCT core using adaptive bitwidth and arithmetic activity exploiting signal correlations and quantization , 1999 .

[18]  Masahiko Yoshimoto,et al.  A 100-MHz 2-D discrete cosine transform core processor , 1992 .

[19]  Ting Chen,et al.  VLSI implementation of a 16*16 discrete cosine transform , 1989 .

[20]  D. Al-Khalili,et al.  Comparison of 32-bit multipliers for various performance measures , 2000, ICM 2000. Proceedings of the 12th International Conference on Microelectronics. (IEEE Cat. No.00EX453).

[21]  Kyu Tae Park,et al.  Fast DCT algorithm with fewer multiplication stages , 1998 .

[22]  Takao Onoye,et al.  VLSI implementation of inverse discrete cosine transformer and motion compensator for MPEG2 HDTV video decoding , 1995, IEEE Trans. Circuits Syst. Video Technol..

[23]  B. Lee.  A new algorithm to compute the discrete cosine Transform , 1984 .

[24]  Arup K. Bhattacharya,et al.  A VLSI Implementation of the Inverse Discrete Cosine Transform , 1995, Int. J. Pattern Recognit. Artif. Intell..

[25]  N. Jayant,et al.  Digital Coding of Waveforms: Principles and Applications to Speech and Video , 1990 .

[26]  Naoki Suehiro,et al.  Fast algorithms for the DFT and other sinusoidal transforms , 1986, IEEE Trans. Acoust. Speech Signal Process..

[27]  Hsieh S. Hou.  A fast recursive algorithm for computing the discrete cosine transform , 1987, IEEE Trans. Acoust. Speech Signal Process..

[28]  Thucydides Xanthopoulos.  Low power data-dependent transform video and still image coding , 1999 .

[29]  G.S. Moschytz,et al.  Practical fast 1-D DCT algorithms with 11 multiplications , 1989, International Conference on Acoustics, Speech, and Signal Processing,.

[30]  T. Fujita,et al.  A 0.9 V 150 MHz 10 mW 4 mm/sup 2/ 2-D discrete cosine transform core processor with variable-threshold-voltage scheme , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[31]  Ieee Standards Board,et al.  IEEE standard specifications for the implementations of 8x8 inverse discrete cosine transform , 1991 .