A New Design Technique, for Digital PLL Synthesizers