Noise-aware design for ESD reliability in mixed-signal integrated circuits

The design of electrostatic discharge (ESD) protection network in CMOS technology becomes increasingly more difficult because of shrinking device feature sizes, high operating speed, and system on a chip (SoC) environment. For SoC protection, many additional considerations are required such as complex power bus architecture, area overhead by protection circuits, and noise isolation during normal operations. We present a novel noise-aware design technique for superior noise margin and improved ESD reliability. The use of hierarchical electrostatic discharge (HED) provides a low impedance discharge path for any ESD event with smaller protection circuitry. The estimation of maximum power/ground voltage in digital circuits is helpful to determine an optimal topology of power clamp circuits subject to noise constraints. Experimental results demonstrate the effectiveness of this method.

[1]  Behzad Razavi,et al.  A study of oscillator jitter due to supply and substrate noise , 1999 .

[2]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[3]  Gregg D. Croft.  ESD protection using a variable voltage supply clamp , 1995 .

[4]  P. Larsson.  Power supply noise in future IC's: a crystal ball reading , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[5]  Ibrahim N. Hajj,et al.  Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Behzad Razavi,et al.  Oscillator jitter due to supply and substrate noise , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[7]  Sung-Mo Kang,et al.  Estimation of maximum transition counts at internal nodes in CMOS VLSI circuits , 1995, ICCAD.

[8]  Ibrahim N. Hajj,et al.  RC power bus maximum voltage drop in digital VLSI circuits , 2001, Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design.

[9]  Un-Ku Moon,et al.  A CMOS self-calibrating frequency synthesizer , 2000, IEEE Journal of Solid-State Circuits.

[10]  Keng L. Wong,et al.  A PLL clock generator with 5 to 110 MHz of lock range for microprocessors , 1992 .

[11]  S. Voldman.  The state of the art of electrostatic discharge protection: physics, technology, circuits, design, simulation, and scaling , 1999 .