Uncertainty Quantification in Electro-Thermal Coupled Problems based on a Power Transistor Device
暂无分享,去创建一个
Michael Günther | Wim Schoenmaker | Peter Meuris | Jan ter Maten | Piotr Putek | Roland Pulch | Aarnout Wieers
[1] Saraju P. Mohanty,et al. Incorporating Manufacturing Process Variation Awareness in Fast Design Optimization of Nanoscale CMOS VCOs , 2014, IEEE Transactions on Semiconductor Manufacturing.
[2] D. Xiu. Efficient collocational approach for parametric uncertainty analysis , 2007 .
[3] David Z. Pan,et al. Total sensitivity based dfm optimization of standard library cells , 2010, ISPD '10.
[4] David Z. Pan,et al. Modeling of Layout Aware Line-Edge Roughness and Poly Optimization for Leakage Minimization , 2011, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.