A radiation-tolerant DLL with fine resolution and duty cycle corrector for memory interface

A radiation-tolerant delay locked loop (DLL) for DDR2 memory interface is presented. The DLL adjusts clock phase by a coarse tuning loop using a multiplexer-based digitally controlled delay line (DCDL) and a fine tuning loop using a phase interpolator (PI). To protect the sensitive nodes from single event effect (SEE), thermometer coding with bubble correction and triple modular redundancy (TMR) techniques are adopted. In addition, a duty cycle corrector (DCC) with radiation-tolerant characteristic is developed. Designed in a 0.13 μm CMOS technology, the DLL achieves a phase resolution of 51.5 ps and a 10%-90% input duty cycle correction range. It consumes 15 mW of power under a 1.5 V supply voltage.

[1]  B L Bhuva,et al.  An RHBD Technique to Mitigate Missing Pulses in Delay Locked Loops , 2010, IEEE Transactions on Nuclear Science.

[2]  Kuo-Hsing Cheng,et al.  A fast-lock mixed-mode DLL with wide-range operation and multiphase outputs , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[3]  B Bakkaloglu,et al.  A 133 MHz Radiation-Hardened Delay-Locked Loop , 2010, IEEE Transactions on Nuclear Science.

[4]  Bharat L. Bhuva,et al.  Design technique for mitigation of alpha-particle-induced single-event transients in combinational logic , 2003 .

[5]  Lei Chen,et al.  A radiation-hardened DLL with fine resolution and DCC for DDR2 memory interface in 0.13 μm CMOS , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).