Forced Current Balancing of Parallel-Connected SiC JFETs During Forward and Reverse Conduction Mode

In this paper, a thorough investigation on the parallel connection of the latest generation vertical trench silicon carbide (SiC) junction field-effect transistors (JFETs) during forward and reverse conduction is performed. Both enhancement and depletion mode SiC JFETs are examined, regarding their static and dynamic characteristics. A parametric analysis on the current sharing, reliability, and effectiveness of the parallel connection is carried out. Current asymmetry over the different JFETs is monitored via series-connected current transformers. A forced current balancing technique during forward conduction mode is achieved by controlling the time delay of the gate signal through a low-cost digital signal controller. The drain current mismatch during reverse conduction is also studied and addressed by applying similar techniques as in the forward conduction, or by adding an antiparallel power diode. The performance of paralleled JFETs is validated through simulation and experimental results at room temperature and 150 °C.

[1]  Hans-Peter Nee,et al.  Challenges Regarding Parallel Connection of SiC JFETs , 2013 .

[2]  Mietek Bakowski,et al.  Design, process, and performance of all‐epitaxial normally‐off SiC JFETs , 2009 .

[3]  Leon M. Tolbert,et al.  High temperature packaging of 50 kW three-phase SiC power module , 2011, 8th International Conference on Power Electronics - ECCE Asia.

[4]  Leon M. Tolbert,et al.  A compact planar Rogowski coil current sensor for active current balancing of parallel-connected Silicon Carbide MOSFETs , 2014, 2014 IEEE Energy Conversion Congress and Exposition (ECCE).

[5]  S. Papathanassiou,et al.  Assessment of the reverse operational characteristics of SiC JFETs in a diode-less inverter , 2013, IECON 2013 - 39th Annual Conference of the IEEE Industrial Electronics Society.

[6]  Puqi Ning,et al.  A Novel High-Temperature Planar Package for SiC Multichip Phase-Leg Power Module , 2010, IEEE Transactions on Power Electronics.

[7]  L. Tolbert,et al.  Investigation on the parallel operation of discrete SiC BJTs and JFETs , 2011, 2011 Twenty-Sixth Annual IEEE Applied Power Electronics Conference and Exposition (APEC).

[8]  Stéphane Lefebvre,et al.  Comparison study on performances and robustness between SiC MOSFET & JFET devices - Abilities for aeronautics application , 2012, Microelectron. Reliab..

[9]  J. Kolar,et al.  High temperature (≫200°C) isolated gate drive topologies for Silicon Carbide (SiC) JFET , 2008, 2008 34th Annual Conference of IEEE Industrial Electronics.

[10]  U. Drofenik,et al.  PWM Converter Power Density Barriers , 2007 .

[11]  Sei-Hyung Ryu,et al.  A Study on Pre-Oxidation Nitrogen Implantation for the Improvement of Channel Mobility in 4H-SiC MOSFETs , 2010, IEEE Transactions on Electron Devices.

[12]  Pat Wheeler,et al.  Performance evaluation of normaly-off SiC JFET in matrix converter without antiparrallel diodes , 2013, IECON 2013 - 39th Annual Conference of the IEEE Industrial Electronics Society.

[13]  Leon M. Tolbert,et al.  Characterization and modeling of silicon carbide power devices and paralleling operation , 2012, 2012 IEEE International Symposium on Industrial Electronics.

[14]  Steffen Bernet,et al.  A new delay time compensation principle for parallel connected IGBTs , 2011, 2011 IEEE Energy Conversion Congress and Exposition.

[15]  J.W. Kolar,et al.  Active Gate Control for Current Balancing of Parallel-Connected IGBT Modules in Solid-State Modulators , 2007, IEEE Transactions on Plasma Science.

[16]  Gangyao Wang,et al.  Dynamic and static behavior of packaged silicon carbide MOSFETs in paralleled applications , 2014, 2014 IEEE Applied Power Electronics Conference and Exposition - APEC 2014.

[17]  K. Chatty,et al.  Reverse conduction properties of vertical SiC trench JFETs , 2012, 2012 24th International Symposium on Power Semiconductor Devices and ICs.

[18]  Hans-Peter Nee,et al.  Experimental comparison of different gate-driver configurations for parallel-connection of normally-on SiC JFETs , 2012, Proceedings of The 7th International Power Electronics and Motion Control Conference.

[19]  D. Peters,et al.  Strategic Considerations for Unipolar SiC Switch Options: JFET vs. MOSFET , 2007, 2007 IEEE Industry Applications Annual Meeting.

[20]  Georgios Kampitsis,et al.  Comparative evaluation of the short-circuit withstand capability of 1.2 kV silicon carbide (SiC) power transistors in real life applications , 2015, Microelectron. Reliab..

[21]  Kuang Sheng,et al.  Characteristics and Application of Normally-Off SiC-JFETs in Converters Without Antiparallel Diodes , 2013, IEEE Transactions on Power Electronics.

[22]  S. Papathanassiou,et al.  Performance consideration of an AC coupled gate drive circuit with forward bias for normally-on SiC JFETs , 2013, 2013 IEEE Energy Conversion Congress and Exposition.

[23]  Hans-Peter Nee,et al.  Analysis and Experimental Verification of the Influence of Fabrication Process Tolerances and Circuit Parasitics on Transient Current Sharing of Parallel-Connected SiC JFETs , 2014, IEEE Transactions on Power Electronics.

[24]  Wai Tung Ng,et al.  Dynamic gate resistance control for current balancing in parallel connected IGBTs , 2013, 2013 Twenty-Eighth Annual IEEE Applied Power Electronics Conference and Exposition (APEC).

[25]  Paul Gaynor,et al.  Silicon carbide JFET reverse conduction characteristics and use in power converters , 2012 .

[26]  Yang Xue,et al.  Active compensation of current unbalance in paralleled silicon carbide MOSFETs , 2014, 2014 IEEE Applied Power Electronics Conference and Exposition - APEC 2014.

[27]  N. Goldsman,et al.  Characterization of Transient Gate Oxide Trapping in SiC MOSFETs Using Fast $I$–$V$ Techniques , 2008, IEEE Transactions on Electron Devices.

[28]  D. Peftitsis,et al.  Design Steps Toward a 40-kVA SiC JFET Inverter With Natural-Convection Cooling and an Efficiency Exceeding 99.5% , 2013, IEEE Transactions on Industry Applications.