Deadlock-free connection-based adaptive routing with dynamic virtual circuits

Virtual circuits (VCs) can reduce routing overheads with irregular topologies and provide support for a mix of quality of service (QoS) requirements. Information about network loads and traffic patterns may be used during circuit establishment to utilize network resources more efficiently than is practical with packet routing. Most VC schemes are static-each established VC remains unchanged until the connection is no longer needed. In contrast, we propose the dynamic virtual circuit (DVC) mechanism, which enables existing circuits to be quickly torn down in order to free up resources needed for other circuits or to re-establish circuits along routes that are better suited for current network conditions. We propose a deadlock avoidance technique, based on unconstrained routing of DVCs combined with a deadlock-free virtual network. We present a correctness proof for the scheme, describe key aspects of its implementation, and present performance evaluation results that explore its potential benefits.

[1]  Wu-chun Feng,et al.  The Quadrics Network: High-Performance Clustering Technology , 2002, IEEE Micro.

[2]  Yuval Tamir,et al.  Dynamically-Allocated Multi-Queue Buffers for VLSI Communication Switches , 1992, IEEE Trans. Computers.

[3]  William J. Dally,et al.  Deadlock-Free Message Routing in Multiprocessor Interconnection Networks , 1987, IEEE Transactions on Computers.

[4]  John E. Barth,et al.  Embedded DRAM design and architecture for the IBM 0.11-µm ASIC offering , 2002, IBM J. Res. Dev..

[5]  Pedro López,et al.  Performance evaluation of a new routing strategy for irregular networks with source routing , 2000, ICS '00.

[6]  Rene L. Cruz Routing and Flow Control , 2002 .

[7]  William D. Tajibnapis,et al.  A correctness proof of a topology information maintenance protocol for a distributed computer network , 1977, CACM.

[8]  Martin de Prycker,et al.  Asynchronous Transfer Mode, Solution for Broadband Isdn , 1991 .

[9]  L. R. Tymes,et al.  Routing and Flow Control in TYMNET , 1981, IEEE Trans. Commun..

[10]  Charles L. Seitz,et al.  Myrinet: A Gigabit-per-Second Local Area Network , 1995, IEEE Micro.

[11]  William J. Dally,et al.  Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels , 1993, IEEE Trans. Parallel Distributed Syst..

[12]  José Duato Deadlock avoidance and adaptive routing in interconnection networks , 1998, Proceedings of the Sixth Euromicro Workshop on Parallel and Distributed Processing - PDP '98 -.

[13]  Timothy Mark Pinkston,et al.  An efficient, fully adaptive deadlock recovery scheme: DISHA , 1995, ISCA.

[14]  Mike Galles Spider: a high-speed network interconnect , 1997, IEEE Micro.

[15]  Yoshio Turner,et al.  Connection-based adaptive routing using dynamic virtual circuits , 2005 .

[16]  Lawrence Snyder,et al.  The Case for Chaotic Adaptive Routing , 1997, IEEE Trans. Computers.

[17]  Sudhakar Yalamanchili,et al.  Architectural support for reducing communication overhead in multiprocessor interconnection networks , 1997, Proceedings Third International Symposium on High-Performance Computer Architecture.

[18]  Chris Eddington InfiniBridge: An InfiniBand Channel Adapter with Integrated Switch , 2002, IEEE Micro.

[19]  José Duato,et al.  994 International Conference on Parallel Processing a Necessary and Sufficient Condition for Deadlock-free Adaptive Routing in Wormhole Networks , 2022 .

[20]  Alexander Gersht,et al.  Architecture for restorable call allocation and fast VP restoration in mesh ATM networks , 1999, IEEE Trans. Commun..

[21]  Shekhar Y. Borkar,et al.  Supporting systolic and memory communication in iWarp , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.

[22]  Andrew A. Chien,et al.  Compressionless Routing: A Framework for Adaptive and Fault-Tolerant Routing , 1997, IEEE Trans. Parallel Distributed Syst..

[23]  José Duato,et al.  FC3D: Flow Control-Based Distributed Deadlock Detection Mechanism for True Fully Adaptive Routing in Wormhole Networks , 2003, IEEE Trans. Parallel Distributed Syst..

[24]  Yuval Tamir,et al.  High-Performance Adaptive Routing in Multicomputers Using Dynamic Virtual Circuits , 1991, The Sixth Distributed Memory Computing Conference, 1991. Proceedings.

[25]  Michael J. Pertel A Critique of Adaptive Routing , 1992 .

[26]  Prithviraj Banerjee,et al.  Performance measurement and trace driven simulation of parallel CAD and numeric applications on a hypercube multicomputer , 1990, ISCA '90.

[27]  José Duato,et al.  Generalized theory for deadlock-free adaptive wormhole routing and its application to Disha Concurrent , 1996, Proceedings of International Conference on Parallel Processing.

[28]  Jae H. Kim,et al.  Compressionless Routing: a framework for adaptive and fault-tolerant routing , 1994, Proceedings of 21 International Symposium on Computer Architecture.

[29]  Lionel M. Ni,et al.  The Turn Model for Adaptive Routing , 1992, [1992] Proceedings the 19th Annual International Symposium on Computer Architecture.

[30]  Prithviraj Banerjee,et al.  Hardware Support for Message Routing in a Distributed Memory Multicomputer , 1990, ICPP.

[31]  Subrahmanyam Dravida,et al.  Fast restoration of ATM networks , 1994, IEEE J. Sel. Areas Commun..

[32]  José Duato,et al.  A Necessary and Sufficient Condition for Deadlock-Free Routing in Cut-Through and Store-and-Forward Networks , 1996, IEEE Trans. Parallel Distributed Syst..

[33]  Dirk Hoenicke,et al.  The eDRAM based L3-cache of the BlueGene/L supercomputer processor node , 2004, 16th Symposium on Computer Architecture and High Performance Computing.

[34]  Hiroshi Ohta,et al.  Architectures for ATM network survivability and their field deployment , 1999, IEEE Commun. Mag..

[35]  Ko-Min Chang,et al.  A 512-kb flash EEPROM embedded in a 32-b microcontroller , 1992 .

[36]  Reuven Cohen Smooth intentional rerouting and its applications in ATM networks , 1994, Proceedings of INFOCOM '94 Conference on Computer Communications.

[37]  Kazutaka Murakami,et al.  Comparative study on restoration schemes of survivable ATM networks , 1997, Proceedings of INFOCOM '97.

[38]  Sigarch Proceedings : the 22nd Annual International Symposium on Computer Architecture, June 22-24, 1995, Santa Margherita Ligure, Italy , 1995 .