From fan-out wafer to fan-out panel level packaging

Fan-out Wafer Level Packaging (FOWLP) is one of the latest packaging trends in microelectronics for heterogeneous system integration. This paper describes the technological path from wafer level embedding to 24"×18" fan-out panel level packaging technology in combination with low cost PCB based RDL processes and discusses challenges and opportunities in detail. The technology described offers a cost effective packaging solution for various application as autonomous sensor nodes, packages for handheld consumer application or bio-medical application as sensor integration into microfluidics.

[1]  J. Bauer,et al.  Large area compression molding for Fan-out Panel Level Packing , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).

[2]  T. Meyer,et al.  Embedded wafer level ball grid array (eWLB) , 2006, 2006 8th Electronics Packaging Technology Conference.

[3]  B. Keser,et al.  The Redistributed Chip Package: A Breakthrough for Advanced Packaging , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[4]  R. Zengerle,et al.  Integration of CMOS Biosensor into a Polymeric Lab-on-a-Chip System , 2013 .

[5]  R. Hagen,et al.  Embedded Wafer Level Ball Grid Array (eWLB) , 2008, 2008 10th Electronics Packaging Technology Conference.

[6]  J. Bauer,et al.  Through mold vias for stacking of mold embedded packages , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).