Improved address buffers, TTL input current reduction, and hidden refresh test mode in a 4-Mb DRAM

Improved circuits for a 4-Mb CMOS DRAM are described. In one of them, called the effective one-shot gate address buffer, the input address is provided to the gate of a transistor, and a gating transistor located between the input node of the buffer and the transistor is controlled by an equivalent one-shot pulse with sufficient high level. This reduces the row address hold time and also RAS-bar access time. A standby current limitation circuit eliminates the standby current at the input stage of the buffer even with TTL-level input voltage. Test-mode hidden refresh is achieved without test-mode resetting, which enhances the testability and relaxes the test sequence. The RAM employs a 0.8- mu m twin-well CMOS process technology and a stacked capacitor with a storage capacitance of 35 fF. A 58-ns RAS-bar access time and a 65-mA active current at 160-ns cycle are achieved in a die size of a 6.84 mm*14.95 mm. The RAM is housed in a 350-mil small-outline J-leaded package and a 400-mil zig-zag in-line package. >

[1]  M. Koyanagi,et al.  Novel high density, stacked capacitor MOS RAM , 1978, 1978 International Electron Devices Meeting.

[2]  S. Shinozaki,et al.  A 1-Mbit CMOS DRAM with fast page mode and static column mode , 1985, IEEE Journal of Solid-State Circuits.

[3]  W. K. Loh,et al.  A 1-Mbit CMOS dynamic RAM with design-for test functions , 1986 .

[4]  H. E. Davis,et al.  A 4-Mbit DRAM with trench-transistor cell , 1986 .

[5]  T. Ohsawa,et al.  An experimental 4-Mbit CMOS DRAM , 1986 .

[6]  Masahide Takada,et al.  A 4-Mbit DRAM with half-internal-voltage bit-line precharge , 1986 .

[7]  Katsutaka Kimura,et al.  A 65-ns 4-Mbit CMOS DRAM with a twisted driveline sense amplifier , 1987 .

[8]  Kenji Natori,et al.  A 60-ns 4-Mbit CMOS DRAM with built-in selftest function , 1987 .

[9]  Robert E. Busch,et al.  A 4Mb DRAM with double-buffer static-column architecture , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  S. Watanabe,et al.  An Experimental 16mb Cmos dram Chip with a 100mhz Serial Read/Write Mode , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[11]  A. Ueno,et al.  A 16-Mbit DRAM with a relaxed sense-amplifier-pitch open-bit-line architecture , 1988 .

[12]  Kiyoo Itoh,et al.  A 60-ns 16-Mbit CMOS DRAM with a transposed data-line structure , 1988 .

[13]  H. V. Tran,et al.  A novel BiCMOS TTL input buffer; a merging of analog and digital circuit design techniques , 1988, Symposium 1988 on VLSI Circuits.

[14]  S. Mori,et al.  A 58 ns 4 Mb CMOS DRAM with an effective one-shot gate address buffer , 1989, International Symposium on VLSI Technology, Systems and Applications,.

[15]  S. Watanabe,et al.  A 45 ns 16 Mb DRAM with triple-well structure , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.