Test planning and design space exploration in a core-based environment

This paper proposes a comprehensive model for test planning in a core-based environment. The main contribution of this work is the use of several types of TAMs and the consideration of different optimization factors (area, ping and test time) during the global TAM and test schedule definition. This expansion of concerns makes possible an efficient yet fine-grained search in the huge design space of a reuse-based environment. Experimental results clearly show the variety of trade-offs that can be explored using the proposed model, and its effectiveness on optimizing the system test design.

[1]  Yervant Zorian,et al.  HD/sup 2/BIST: a hierarchical framework for BIST scheduling, data patterns delivering and diagnosis in SoCs , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[2]  Zebo Peng,et al.  An integrated system-on-chip test framework , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[3]  Erik Jan Marinissen,et al.  Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip , 2002, J. Electron. Test..

[4]  Erik Jan Marinissen,et al.  A structured and scalable mechanism for test access to embedded reusable cores , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[5]  E.J. Marinissen,et al.  Scan chain design for test time reduction in core-based ICs , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[6]  H. Yasuura,et al.  Analysis and minimization of test time in a combined BIST and external test approach , 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537).

[7]  Christos A. Papachristou,et al.  An ILP formulation to optimize test access mechanism in system-on-chip testing , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[8]  Krishnendu Chakrabarty.  Design of system-on-a-chip test access architectures using integer linear programming , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[9]  Prab Varma,et al.  A structured test re-use methodology for core-based system chips , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[10]  Yiorgos Makris,et al.  RTL Test Justification and Propagation Analysis for Modular Designs , 1998, J. Electron. Test..

[11]  Yervant Zorian,et al.  Towards a standard for embedded core test: an example , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[12]  Mounir Benabdenbi,et al.  CAS-BUS: a scalable and reconfigurable test access mechanisms for systems on a chip , 2000, DATE '00.

[13]  Lee Whetsel,et al.  An IEEE 1149.1 based test access architecture for ICs with embedded cores , 1997, Proceedings International Test Conference 1997.

[14]  Christos A. Papachristou,et al.  Structural Fault Testing of Embedded Cores Using Pipelining , 1999, J. Electron. Test..

[15]  M. Marzouki,et al.  CAS-BUS: a scalable and reconfigurable test access mechanism for systems on a chip , 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537).

[16]  Sujit Dey,et al.  A low overhead design for testability and test generation technique for core-based systems , 1997, Proceedings International Test Conference 1997.

[17]  Debashis Bhattacharya.  Hierarchical test access architecture for embedded cores in an integrated circuit , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[18]  Carlos Delgado Kloos,et al.  Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.