An integrated CMOS mixed-mode signal processor for disk drive read channel applications

A read channel processor architecture for Winchester disk drive applications is presented, designed to operate with data rates from 10 to 32 Mbits/sec with (1,7) Run Length Limited (RLL) encoding on a 5 volt 1-/spl mu/m CMOS technology. The processor performs the functions of pulse detection and data separation using integrated CMOS analog amplifiers and filters and a digital phase-locked loop (PLL). It integrates many of the functions previously performed with discrete components and has enhanced programmability to more fully support Zoned Bit Recording (ZBR). This paper presents an architectural overview of the processor with comparisons to existing solutions, detailing the system constraints of the architecture. Unique CMOS circuit designs are presented along with the pipelined architecture of the digital PLL. >

[1]  J. M. Khoury.  Design of a 15-MHz CMOS continuous-time filter with on-chip tuning , 1991 .

[2]  Floyd M. Gardner,et al.  Phaselock techniques , 1984, IEEE Transactions on Systems, Man, and Cybernetics.

[3]  H. C. Yang,et al.  All CMOS analog pulse detection system for data storage applications , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[4]  J. Kovacs,et al.  A 32 Mb/s fully-integrated read channel for disk-drive applications , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[5]  Beomsup Kim.  Optical MMSE gear-shifting algorithm for the fast synchronization of DPLL , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[6]  L. D. Smith,et al.  A 27MHz Mixed Analog/digital Magnetic Recording Channel DSP Using Partial Response Signalling With Maximum Likelihood Detection , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  David G. Messerschmitt,et al.  Adaptive Filters: Structures, Algorithms and Applications , 1984 .

[8]  Y. Tsividis,et al.  A 5 V 7th-order elliptic analog filter for digital video applications , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[9]  Beomsup Kim,et al.  A high speed digital data separator design using real time DSP for disk drive applications , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[10]  Yannis Tsividis,et al.  FAM 12.6: A 5V 7th-order Elliptic Analog Filter for Digital Video Applications , 1990 .

[11]  Hugh M. Sierra,et al.  An Introduction to Direct Access Storage Devices , 1990 .